


Wistron Confidential

PV1


2009/12/28

REV :PV-01

<Core Design>

		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title			
Cover			
Size	Document Number	Rev	
A3	PATEK	SA	
Date:	Monday, March 15, 2010	Sheet	1 of 57

Patek DIS Block Diagram



SYSTEM DC/DC RT8205A	
INPUTS	OUTPUTS
DCBATOUT	+5VALW +5VL +3VALW +3VL 39
SYSTEM DC/DC RT8209B	
INPUTS	OUTPUTS
+5VALW	+1.1VALW 41
SYSTEM DC/DC G972	
INPUTS	OUTPUTS
+3VS	+1.8VS 38
SYSTEM DC/DC G9091/RT9205	
INPUTS	OUTPUTS
+3VS	+2.5VS_LDO_CPU
+1.5VS	+1.05VS 37
SYSTEM DC/DC RT8207	
INPUTS	OUTPUTS
+5VALW	+1.5V +0.75V 40
MAXIM CHARGER BQ24740	
INPUTS	OUTPUTS
DCBATOUT	BT+ 18V 3.0A 5V 100mA 42
CPU DC/DC ISL6265/RT8209B	
INPUTS	OUTPUTS
DCBATOUT	+VCC_CORE +VDDNB 36
+5VALW	+NB_VDDC 54
PCB 6 LAYER	
L1:	Signal 1
L2:	GND
L3:	Signal 2
L4:	Signal 3
L5:	VCC
L6:	Signal 4

<Core Design>

wistron Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title: **Block Diagram**

Size: A3 Document Number: **PATEK** Rev: SA

Date: Monday, March 15, 2010 Sheet 2 of 57

RS880M strapping

STRAP_DEBUG_BUS_GPIO_ENABLEb Enables the Test Debug Bus using GPIO.(PIN: RS880M--> VSYNC) 0 : Enable * 1 : Disable
RS880: Enables Side port memory (RS880 use HSYNC) 0 : Enable * 1 : Disable
SUS_STAT# Selects Loading of STRAPS From EEPROM *1 : Bypass the loading of EEPROM straps and use Hardware Default Values 0 : I2C Master can load strap values from EEPROM if connected, or use default values if not connected

SB820M strapping

Note: SB820 has 15K internal PU FOR PCI_AD[27:23]

	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL (DEFAULT)	Disable ILA AUTORUN (DEFAULT)	USE FC PLL (DEFAULT)	USE DEFAULT PCIE STRAPS (DEFAULT)	Disable PCI MEM BOOT (DEFAULT)
PULL LOW	BYPASS PCI PLL	Enable ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	Enable PCI MEM BOOT

	AZ_SDOUT#	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK_KBC (LPCCLK0)	LPC_CLK_DB (LPCCLK1)	SB_GPO200 , SB_GPO199 ROM TYPE:
PULL HIGH	LOW POWER MODE	Allow PCIE GEN2 DEFAULT	WatchDOG (NB_PWRGD) ENABLED	USE DEBUG STRAPS	non_Fusion CLOCK mode DEFAULT	ENABLE EC	CLKGEN ENABLED (Use Internal)	H, H = Reserved H, L = SPI ROM DEFAULT
PULL LOW	PERFORMANCE MODE DEFAULT	Force PCIE GEN1	WatchDog (NB_PWRGD) DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT	Fusion CLOCK mode	DISABLE EC DEFAULT	CLKGEN DISABLED (Use External) DEFAULT	L, H = LPC ROM L, L = FWH ROM

SMBUS Control Table

	SOURCE	BATT	THERMAL SENSOR	CLK GEN	SODIMM	G-SENSOR	SMSC1098	SB-TSI
AB1A_DATA AB1A_CLK	SMSC1098	V	X	X	X	X	X	X
SB_SMB_CLK1 SB_SMB_DAT1	SB820M	X	X	X	X	X	X	X
SB_SMB_CLK0 SB_SMB_DAT0	SB820M	X	V	V	V	V	X	X
CPU_SIC_SB700 CPU_SID_SB700	CPU	X	X	X	X	X	X	V

PCIE routing

Page 9

LANE 0	LAN
LANE 3	NEW CARD
LANE 4	WLAN

USB table

Page 18



Pair	Device
	USB-FSD1 FPR
	USB-9 Bluetooth
	USB-8 WLAN
	USB-7 WWAN
	USB-6 USB Card Reader
	USB-5 Right Side
	USB-4 USB Camera
	USB-3 Right Side
	USB-2 Left Side (e-SATA combo)
	USB-1 New Card
	USB-0 Left Side (S/W Debug port)

<Core Design>




wistron		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title			
NOTES			
Size A3	Document Number	Rev SA	
Date: Monday, March 15, 2010		Sheet	3 of 57

CPU VLDT MAX 1.5A

LAYOUT: PLACE CLOSE TO CPU
ALONG HT POWER SHAPE



S1G3 & S1G4 not support LDT_REQ#



<Core Design>

wistron Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title: **CPU(1/4) HT**

Size: A3 Document Number: **PATEK** Rev: SA

Date: Monday, March 15, 2010 Sheet: 4 of 57

8 M_A_DQ[63..0]

CPU1C


SEC 3 OF 6
MEMORY_A

M A DO63	AA12	MA_DATA63
M A DO62	AB12	MA_DATA62
M A DO61	AC14	MA_DATA61
M A DO60	AB14	MA_DATA60
M A DO59	WV11	MA_DATA59
M A DO58	Y12	MA_DATA58
M A DO57	AD13	MA_DATA57
M A DO56	AB13	MA_DATA56
M A DO55	AD15	MA_DATA55
M A DO54	AB15	MA_DATA54
M A DO53	AB17	MA_DATA53
M A DO52	Y17	MA_DATA52
M A DO51	Y14	MA_DATA51
M A DO50	WV14	MA_DATA50
M A DO49	WV16	MA_DATA49
M A DO48	AD17	MA_DATA48
M A DO47	Y18	MA_DATA47
M A DO46	AD19	MA_DATA46
M A DO45	AD21	MA_DATA45
M A DO44	AB21	MA_DATA44
M A DO43	AB18	MA_DATA43
M A DO42	AA18	MA_DATA42
M A DO41	AA17	MA_DATA41
M A DO40	Y20	MA_DATA40
M A DO39	AA22	MA_DATA39
M A DO38	Y22	MA_DATA38
M A DO37	WV21	MA_DATA37
M A DO36	WV22	MA_DATA36
M A DO35	AA21	MA_DATA35
M A DO34	AB22	MA_DATA34
M A DO33	AB24	MA_DATA33
M A DO32	Y24	MA_DATA32
M A DO31	H22	MA_DATA31
M A DO30	H20	MA_DATA30
M A DO29	E22	MA_DATA29
M A DO28	E21	MA_DATA28
M A DO27	I19	MA_DATA27
M A DO26	H24	MA_DATA26
M A DO25	F22	MA_DATA25
M A DO24	F20	MA_DATA24
M A DO23	G23	MA_DATA23
M A DO22	R22	MA_DATA22
M A DO21	E18	MA_DATA21
M A DO20	E18	MA_DATA20
M A DO19	E20	MA_DATA19
M A DO18	D22	MA_DATA18
M A DO17	C19	MA_DATA17
M A DO16	G18	MA_DATA16
M A DO15	C17	MA_DATA15
M A DO14	C17	MA_DATA14
M A DO13	F14	MA_DATA13
M A DO12	E14	MA_DATA12
M A DO11	H17	MA_DATA11
M A DO10	E17	MA_DATA10
M A DO9	H15	MA_DATA9
M A DO8	E15	MA_DATA8
M A DO7	E13	MA_DATA7
M A DO6	C13	MA_DATA6
M A DO5	H12	MA_DATA5
M A DO4	H11	MA_DATA4
M A DO3	G14	MA_DATA3
M A DO2	H14	MA_DATA2
M A DO1	E12	MA_DATA1
M A DO0	G12	MA_DATA0

MA_DM7	Y13	M A DM7
MA_DM6	AB16	M A DM6
MA_DM5	Y19	M A DM5
MA_DM4	AC24	M A DM4
MA_DM3	F24	M A DM3
MA_DM2	E19	M A DM2
MA_DM1	C15	M A DM1
MA_DM0	E12	M A DM0

MA_DQS_P7	W12	M A DOS7
MA_DQS_P6	Y15	M A DOS6
MA_DQS_P5	AB19	M A DOS5
MA_DQS_P4	AD23	M A DOS4
MA_DQS_P3	G22	M A DOS3
MA_DQS_P2	C22	M A DOS2
MA_DQS_P1	G16	M A DOS1
MA_DQS_P0	G13	M A DOS0

MA_DQS_N7	W13	M A DOS#7
MA_DQS_N6	W15	M A DOS#6
MA_DQS_N5	AB20	M A DOS#5
MA_DQS_N4	AC23	M A DOS#4
MA_DQS_N3	G21	M A DOS#3
MA_DQS_N2	C21	M A DOS#2
MA_DQS_N1	G15	M A DOS#1
MA_DQS_N0	H13	M A DOS#0



8 M_B_DQ[63..0]

CPU1D


SEC 4 OF 6
MEMORY_B

M B DO63	AD11	MB_DATA63
M B DO62	AF11	MB_DATA62
M B DO61	AF14	MB_DATA61
M B DO60	AE14	MB_DATA60
M B DO59	Y11	MB_DATA59
M B DO58	AB11	MB_DATA58
M B DO57	AC12	MB_DATA57
M B DO56	AF13	MB_DATA56
M B DO55	AF15	MB_DATA55
M B DO54	AF16	MB_DATA54
M B DO53	AC18	MB_DATA53
M B DO52	AF19	MB_DATA52
M B DO51	AD14	MB_DATA51
M B DO50	AC14	MB_DATA50
M B DO49	AE18	MB_DATA49
M B DO48	AD18	MB_DATA48
M B DO47	AD20	MB_DATA47
M B DO46	AC20	MB_DATA46
M B DO45	AF23	MB_DATA45
M B DO44	AF24	MB_DATA44
M B DO43	AF20	MB_DATA43
M B DO42	AD22	MB_DATA42
M B DO41	AD22	MB_DATA41
M B DO40	AC22	MB_DATA40
M B DO39	AE25	MB_DATA39
M B DO38	AD26	MB_DATA38
M B DO37	AA25	MB_DATA37
M B DO36	AA26	MB_DATA36
M B DO35	AE24	MB_DATA35
M B DO34	AD24	MB_DATA34
M B DO33	AA23	MB_DATA33
M B DO32	AA24	MB_DATA32
M B DO31	G24	MB_DATA31
M B DO30	G23	MB_DATA30
M B DO29	C26	MB_DATA29
M B DO28	D26	MB_DATA28
M B DO27	G26	MB_DATA27
M B DO26	G25	MB_DATA26
M B DO25	E24	MB_DATA25
M B DO24	E23	MB_DATA24
M B DO23	C24	MB_DATA23
M B DO22	B24	MB_DATA22
M B DO21	C20	MB_DATA21
M B DO20	B20	MB_DATA20
M B DO19	C25	MB_DATA19
M B DO18	D24	MB_DATA18
M B DO17	A21	MB_DATA17
M B DO16	D18	MB_DATA16
M B DO15	D18	MB_DATA15
M B DO14	C18	MB_DATA14
M B DO13	D14	MB_DATA13
M B DO12	C14	MB_DATA12
M B DO11	A20	MB_DATA11
M B DO10	A19	MB_DATA10
M B DO9	A15	MB_DATA9
M B DO8	A16	MB_DATA8
M B DO7	A13	MB_DATA7
M B DO6	D12	MB_DATA6
M B DO5	E11	MB_DATA5
M B DO4	G11	MB_DATA4
M B DO3	B14	MB_DATA3
M B DO2	A14	MB_DATA2
M B DO1	A11	MB_DATA1
M B DO0	C11	MB_DATA0

MB_DM7	AD12	M B DM7
MB_DM6	AC16	M B DM6
MB_DM5	AE22	M B DM5
MB_DM4	AB26	M B DM4
MB_DM3	E25	M B DM3
MB_DM2	A22	M B DM2
MB_DM1	B16	M B DM1
MB_DM0	A12	M B DM0

MB_DQS_P7	AF12	M B DOS7
MB_DQS_P6	AE16	M B DOS6
MB_DQS_P5	AE21	M B DOS5
MB_DQS_P4	AC25	M B DOS4
MB_DQS_P3	F26	M B DOS3
MB_DQS_P2	A24	M B DOS2
MB_DQS_P1	D16	M B DOS1
MB_DQS_P0	C12	M B DOS0

MB_DQS_N7	AE12	M B DOS#7
MB_DQS_N6	AD16	M B DOS#6
MB_DQS_N5	AE22	M B DOS#5
MB_DQS_N4	AC26	M B DOS#4
MB_DQS_N3	E26	M B DOS#3
MB_DQS_N2	A23	M B DOS#2
MB_DQS_N1	C16	M B DOS#1
MB_DQS_N0	B12	M B DOS#0



M_A_A[15..0] 8

DANUB

M_B_A[15..0] 8

DANUB


<Core Design>

wistron Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title: **CPU(2/4) DDR III**

Size: A3 Document Number: **PATEK** Rev: SA

Date: Monday, March 15, 2010 Sheet: 5 of 57



090930-1


ROUTE AS DIFF PAIR

LAYOUT: Locate close to CPU.


M_VREF
SHORTER THAN 6 INCHES
15MIL TRACE, 20 MIL SPACE

<Core Design>

wistron		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
CPU(3/4) CONTROL			
Size	Document Number	Rev	
A3	PATEK	SA	
Date:	Monday, March 15, 2010	Sheet	6 of 57




LAYOUT: PLACE UNDER CPU ON BACK





CPU MEMORY VTT

LAYOUT: PLACE CLOSE TO CPU SOCKET



CPU VDDIO

LAYOUT: PLACE CLOSE TO CPU BETWEEN CPU AND MEMORY




<Core Design>

wistron Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title: **CPU(4/4) POWER**

Size: A3	Document Number: PATEK	Rev: SA
Date: Monday, March 15, 2010	Sheet: 7	of 57

SSID = N.B



4 CPUHTTCLKOUT[15..0]
4 CPUHTTCLKOUTJ[15..0]

NB0CADOUTJ[15..0] 4
NB0CADOUTJ[15..0] 4


LAN REVERSE

45 PEG_RXN[15..0]

45 PEG_RXP[15..0]

LAN REVERSE

PEG_TXP[15..0] 45
PEG_TXN[15..0] 45





wistron Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

File: **RS880M HT LINK&PCIe(1/4)**

Size: A3 Document Number: **PATEK** Rev: SA

Date: Monday, March 15, 2010 Sheet: 9 of 57




STRAP_DEBUG_BUS_GPIO_ENABLEb
 Enables the Test Debug Bus using GPIO.(PIN: RS780M--> VSYNC)
 0 : Enable * 1 : Disable

RS880: Enables Side port memory (RS880 use HSYNC)
 0 : Enable * 1 : Disable


SUS_STAT#
 Selects Loading of STRAPS From EEPROM
 * 1 : Bypass the loading of EEPROM straps and use Hardware Default Values
 0 : I2C Master can load strap values from EEPROM if connected,
 or use default values if not connected



Close to NB ball



ENABLE External CLK GEN





PART 3 OF 6

CRT/TVOUT



PLL PWR LVTM

CLOCKS PM

MIS.



	GPIO MODE	
STRP_DATA	0	1
NB_VDDC	1.1V	0.95V




<Core Design>


wistron Wistron Incorporated
 21F, 88, Hsin Tai Wu Rd
 Hsichih, Taipei

Title: **RS880M LVDS&CRT(2/4)**

Size A3	Document Number	Rev SA
Date: Monday, March 15, 2010	Sheet 10 of 57	



SSID = N.B



<Core Design>


wistron Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title: **RS880M PWR&GND(4/4)**



Size A3	Document Number	Rev SA
Date: Monday, March 15, 2010	Sheet 12	of 57

CRT I/F & CONNECTOR



Layout Note:
Place these resistors
close to the CRT-out
connector




Layout Note:
* Must be a ground return path between this ground and the ground on the VGA connector.
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.



0803??
0804 check ok




Hsync & Vsync level shift



DDC_CRT_DAT & DDC_CRT_CLK
The signal is 5V-tolerant on RS880M.

ESD close to connector



<Core Design>


wistron Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title: **CRT CONNECTOR**


Size: A3 Document Number: **PATEK** Rev: SA

Date: Monday, March 15, 2010 Sheet: 13 of 57


LVDS CONNECTOR



Camera Power&Interface



LCD Power&Discharge




wistron Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title: **LVDS Connector/CAMERA**

Size: A3 Document Number: **PATEK** Rev: SA

Date: Monday, March 15, 2010 Sheet: 14 of 57



Wistron
 Wistron Incorporated
 21F, 88, Hsin Tai Wu Rd
 Hsichih, Taipei

File: **SB820 PCIe&PCI(1/5)**

Size A3	Document Number	Rev SA
PATEK		
Date: Monday, March 15, 2010	Sheet 15 of 57	

82.30001.691
 2nd: 82.30001.B81

<Core Design>





SSID = S.B

PLACE SATA AC DECOUPLING CAPS CLOSE TO SB700

SATA HDD

SATA ODD

ESATA





Part 2 of 5

SERIAL ATA

HW MONITOR

SPI ROM




<Core Design>

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title: **SB820 SATA&IDE(2/5)**

Size A3	Document Number	Rev SA
Date: Monday, March 15, 2010	Sheet 16 of 57	

PLACE ALL THE DECOUPLING CAPS ON THIS SHEET CLOSE TO SB AS POSSIBLE.



Part 3 of 5

U1009C	AA1	VDDIO_33_PCI0P	VDDCR_11	N13	+1.1VS	510mA
	VB	VDDIO_33_PCI0P	VDDCR_11	R15		
	Y19	VDDIO_33_PCI0P	VDDCR_11	N17		
	AE8	VDDIO_33_PCI0P	VDDCR_11	U13		
	AC21	VDDIO_33_PCI0P	VDDCR_11	U17		
	AA2	VDDIO_33_PCI0P	VDDCR_11	V12		
	AB4	VDDIO_33_PCI0P	VDDCR_11	V18		
	AC8	VDDIO_33_PCI0P	VDDCR_11	W12		
	AA7	VDDIO_33_PCI0P	VDDCR_11	W18		
	AA7	VDDIO_33_PCI0P	VDDCR_11			
	AF7	VDDIO_33_PCI0P	VDDCR_11			
	AA19	VDDIO_33_PCI0P	VDDCR_11			

Part 5 of 5

U1009E	Y14	VSSIO_SATA	VSS	AJ2	VSS
	Y16	VSSIO_SATA	VSS	A28	VSS
	AB16	VSSIO_SATA	VSS	A2	VSS
	AC14	VSSIO_SATA	VSS	E5	VSS
	AE14	VSSIO_SATA	VSS	D23	VSS
	AF9	VSSIO_SATA	VSS	E25	VSS
	AF11	VSSIO_SATA	VSS	E6	VSS
	AF13	VSSIO_SATA	VSS	F24	VSS
	AF16	VSSIO_SATA	VSS	N15	VSS
	AG8	VSSIO_SATA	VSS	R13	VSS
	AH7	VSSIO_SATA	VSS	R17	VSS
	AH11	VSSIO_SATA	VSS	T10	VSS
	AH13	VSSIO_SATA	VSS	P10	VSS
	AH16	VSSIO_SATA	VSS	V11	VSS
	AJ7	VSSIO_SATA	VSS	U15	VSS
	AJ11	VSSIO_SATA	VSS	M18	VSS
	AJ18	VSSIO_SATA	VSS	V19	VSS
		VSSIO_SATA	VSS	M11	VSS
		VSSIO_SATA	VSS	L12	VSS
		VSSIO_SATA	VSS	L18	VSS
		VSSIO_SATA	VSS	J7	VSS
	A9	VSSIO_USB	VSS	P3	VSS
	B10	VSSIO_USB	VSS	V4	VSS
	K11	VSSIO_USB	VSS	AD6	VSS
	B8	VSSIO_USB	VSS	AD4	VSS
	D12	VSSIO_USB	VSS	AB7	VSS
	D14	VSSIO_USB	VSS	AC9	VSS
	D17	VSSIO_USB	VSS	V8	VSS
	E9	VSSIO_USB	VSS	W9	VSS
	F9	VSSIO_USB	VSS	W10	VSS
	F12	VSSIO_USB	VSS	AJ28	VSS
	F14	VSSIO_USB	VSS	B29	VSS
	F16	VSSIO_USB	VSS	U4	VSS
	CA	VSSIO_USB	VSS	Y18	VSS
	G11	VSSIO_USB	VSS	Y10	VSS
	F18	VSSIO_USB	VSS	Y12	VSS
	D8	VSSIO_USB	VSS	Y11	VSS
	H14	VSSIO_USB	VSS	AA12	VSS
	H16	VSSIO_USB	VSS	G4	VSS
	H18	VSSIO_USB	VSS	J4	VSS
	J11	VSSIO_USB	VSS	G8	VSS
	J19	VSSIO_USB	VSS	G9	VSS
	K12	VSSIO_USB	VSS	M12	VSS
	K14	VSSIO_USB	VSS	AF25	VSS
	K16	VSSIO_USB	VSS	H7	VSS
	K18	VSSIO_USB	VSS	AH29	VSS
	H19	VSSIO_USB	VSS	V10	VSS
		VSSIO_USB	VSS	P6	VSS
		VSSIO_USB	VSS	L4	VSS
		VSSIO_USB	VSS	L8	VSS
	Y4	EFUSE	VSS	L4	VSS
	D8	VSSAN_HWM	VSS	L8	VSS
	M19	VSSXL	VSS	L8	VSS
		VSSPL_SYS	VSS	L8	VSS
			VSS	L8	VSS
	P21	VSSIO_PCIECLK	VSSIO_PCIECLK	H23	VSSIO_PCIECLK
	P20	VSSIO_PCIECLK	VSSIO_PCIECLK	H26	VSSIO_PCIECLK
	M22	VSSIO_PCIECLK	VSSIO_PCIECLK	AA21	VSSIO_PCIECLK
	M24	VSSIO_PCIECLK	VSSIO_PCIECLK	AA23	VSSIO_PCIECLK
	M26	VSSIO_PCIECLK	VSSIO_PCIECLK	AB23	VSSIO_PCIECLK
	P22	VSSIO_PCIECLK	VSSIO_PCIECLK	AD23	VSSIO_PCIECLK
	P24	VSSIO_PCIECLK	VSSIO_PCIECLK	AA26	VSSIO_PCIECLK
	P26	VSSIO_PCIECLK	VSSIO_PCIECLK	AC26	VSSIO_PCIECLK
	T20	VSSIO_PCIECLK	VSSIO_PCIECLK	Y20	VSSIO_PCIECLK
	T22	VSSIO_PCIECLK	VSSIO_PCIECLK	W21	VSSIO_PCIECLK
	T24	VSSIO_PCIECLK	VSSIO_PCIECLK	W20	VSSIO_PCIECLK
	V20	VSSIO_PCIECLK	VSSIO_PCIECLK	AE26	VSSIO_PCIECLK
	J23	VSSIO_PCIECLK	VSSIO_PCIECLK	L21	VSSIO_PCIECLK
		VSSIO_PCIECLK	VSSIO_PCIECLK	K20	VSSIO_PCIECLK


<Core Design>

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title: **SB820 PWR&GND(3/5)**

Size A3	Document Number	Rev SA
Date: Monday, March 15, 2010	Sheet 17 of 57	


SSID = S.B



Place R near pin14. Route it with 10mils Trace width and 25mils spacing to any signals in X, Y, Z directions.

Need to check leakage

Strap Pin / define to use LPC or SPI ROM



Core Design

wistron


Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title: **SB820 USB&GPIO(4/5)**

Size: A3 Document Number: **PATEK** Rev: SA

Date: Monday, March 15, 2010 Sheet: 18 of 57


REQUIRED STRAPS



USE this pin to determine INT/EXT CLK

		091020-1						
	AZ_SDOUT#	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPCCLK0_R (LPCCLK0)	LPCCLK1_R (LPCCLK1)	SB_GPO200, SB_GPO199 ROM TYPE:
PULL HIGH	LOW POWER MODE	Allow PCIE GEN2 DEFAULT	WatchDOG (NB_PWRGD) ENABLED	USE DEBUG STRAPS	non_Fusion CLOCK mode DEFAULT	ENABLE EC	CLKGEN ENABLED (Use Internal)	H, H = Reserved H, L = SPI ROM DEFAULT
PULL LOW	PERFORMANCE MODE	Force PCIE GEN1	WatchDog (NB_PWRGD) DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT	Fusion CLOCK mode	DISABLE EC DEFAULT	CLKGEN DISABLED (Use External) DEFAULT	L, H = LPC ROM L, L = FWH ROM

DEBUG STRAPS




	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL (DEFAULT)	Disable ILA AUTORUN (DEFAULT)	USE FC PLL (DEFAULT)	USE DEFAULT PCIE STRAPS (DEFAULT)	Disable PCI MEM BOOT (DEFAULT)
PULL LOW	BYPASS PCI PLL	Enable ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	Enable PCI MEM BOOT

Note: SB820 has 15K internal PU FOR PCI_AD[27:23]






<Core Design>

wistron		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title SB820 STRAPPING(5/5)			
Size A3	Document Number PATEK		Rev SA
Date: Monday, March 15, 2010	Sheet 19	of 57	



Due to PLL issue on current clock chip, the SBlink clock need to come from SRC clocks for RS740 and RS780. Future clock chip revision will fix this.

Clock chip has internal serial terminations for differential pairs, external resistors are reserved for debug purpose.



CLKREQ# Internal pull low

OSC_14M_NB	
RS880M	1.1V 158R/90.9Ω


NB CLOCK INPUT TABLE

NB CLOCKS	RS880M
HT_REFCLKP	100M DIFF
HT_REFCLKN	100M DIFF
REFCLK_P	14M SE (1.1V)
REFCLK_N	vref
GFX_REFCLK	100M DIFF(IN/OUT)*
GPP_REFCLK	NC or 100M DIFF OUTPUT
GPPSB_REFCLK	100M DIFF

* RS880M can be used as clock buffer to output two PCIe reference clocks. By default, chip will configured as input mode, BIOS can program it to output mode.

SEL_27	REF2	1 *	27MHz non-spreading singled clock
SEL_SATA	REF1	0	100 MHz spreading differential SRC clock
SEL_SATA	REF1	1	100 MHz non-spreading differential SRC clock
SEL_SATA	REF1	0*	100 MHz spreading differential SRC clock
SEL_HTT66	REF0	1	66 MHz 3.3V single ended HTT clock
SEL_HTT66	REF0	0*	100 MHz differential HTT clock

* default CPU_CLK (200MHz)



<Core Design>

wistron Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei


Title: **CLKGEN ICS9LPRS480**

Size A3 Document Number **PATEK** Rev SA


Date: Monday, March 15, 2010 Sheet 20 of 57

POWER SW CONN.


COVER SWITCH




Power SW Circuit



EC Flash rom 2 M



24 PIN LPC DEBUG CONN.




wistron Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title: **BTN/ROM/DEBUG**


Size: A3 Document Number: **PATEK** Rev: SA

Date: Monday, March 15, 2010 Sheet: 21 of 57


HDMI Connector



Fingerprint





SATA LED FOR HDD



CPU TEMP:


H_THERMDA and H_THERMDC routing 10mil trace width and spacing. Locate Capacity near Thermal chip.



Put TH1 between NB and CPU

R=100K
B=4360K













4 WIRE PWM Fan Control circuit



- +5VS 1 AFTP150 AFTE14P-GP
- FAN_PWM_CONN 1 AFTP151 AFTE14P-GP
- FAN_TACH 1 AFTP152 AFTE14P-GP
- GND 1 AFTP153 AFTE14P-GP
- GND 1 AFTP196 AFTE14P-GP
- GND 1 AFTP197 AFTE14P-GP

<Core Design>

		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
		Title G781P8F THERMAL	
Size A3	Document Number	Rev SA	
Date: Monday, March 15, 2010	Sheet 23	of 57	







<Core Design>

wistron Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title: **USB/BT/ESATA CONN**


Size A3 Document Number: **PATEK** Rev: **SA**

Date: Monday, March 15, 2010 Sheet 24 of 57




Mini-Card--WLAN

Half minicard



ACCELEROMETER




<Core Design>

wistron Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title: **WLAN-SENSOR**

Size: A3	Document Number: PATEK	Rev: SA
Date: Monday, March 15, 2010	Sheet: 27	of 57

LAN CHIP




<Core Design>

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title: **LAN Realtek RTL8151**

Size A3	Document Number PATEK	Rev SA
Date: Monday, March 15, 2010	Sheet 28 of 57	


close to XF1 pin1,4,7,10



091014-1



Transformer

68.89240.30B



LAN Conn


091102-1



Yellow
B1 (+), B2 (-)
Green
A1 (-), A2 (+)

<Core Design>


		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
		Title Magnetic & RJ45	
Size A3	Document Number PATEK	Rev SC	
Date Monday, March 15, 2010	Sheet 29 of 57		



ID	R460	R459	R458	R457
DB1	X		X	
DB2	X			X
DBx	X			X
SI1		X		
SI2	X	X	X	X
SIx	X			
PV			X	
N/A				
PVx			X	
N/A				
N/A				
NV				

Layout Notes:
 Make sure that the stubs to the test points (KBC_PWR_ON, 1098_XTAL1) in the layout are as short as possible on the high speed signals.

System Board ID Detect







Wistron
 Wistron Incorporated
 21F, 88, Hsin Tai Wu Rd
 Hsichih, Taipei


KBC 1098

File: _____
 Size: A3 Document Number: **PATEK** Rev: SA
 Date: Monday, March 15, 2010 Sheet: 30 of 57


INT_KBD CONN.



MDC 1.5 Conn.



Touch_Pad CONN.



<Core Design>


wistron Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

File: **MDC/KB/TP**


Size: A3 Document Number: **PATEK** Rev: SA

Date: Monday, March 15, 2010 Sheet: 31 of 57


AUDIO CODEC(92HD80)



Dual Internal Digital MIC



Ppre-AMP. for Dual External MIC




<Core Design>

wistron Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei





Title: **AUDIO Pre-AMP / D MIC**

Size A3 Document Number: **PATEK** Rev: **SA**



Date: Monday, March 15, 2010 Sheet 33 of 57











MIC IN



LINE OUT



Speaker Conn.



<Core Design>


wistron Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title: **AUDIO JACK**


Size: A3 Document Number: **PATEK** Rev: **SA**



Date: Monday, March 15, 2010 Sheet: 34 of 57




Patek DIS POWER Block Diagram




SSID = CPU.Regulator









I_{max}: 5A
OCP >= 9A

Close to output cap pin1

Close to VFB Pin (pin5)

	TPS51125	TPS51123
Q40 Q41	Install	Non-Install
R544	Install	Install
R540	Non-Install	Install
R531	Non-Install	Install
R534	820K	100K
R543	Non-Install	Non-Install
R546	Install	Install
R545	Non-Install	Non-Install

	RT8205A	RT8223
Q40 Q41	Install	Non-Install
R544	Non-Install	Non-Install
R540	Non-Install	Install
R531	Install	Install
R534	Non-Install	Non-Install
R543	Install	Install
R546	Install	Install
R545	Non-Install	Non-Install

	GND	VREF	VREG3	VREG5
SKIPSEL	PWM mode	SKIP mode	Ultrasonic Mode (Freq > 20KHz)	Ultrasonic Mode (Freq > 20KHz)
TONSEL	Ch1: 200KHz Ch2: 250KHz	Ch1: 300KHz Ch2: 375KHz	Ch1: 400KHz Ch2: 500KHz	Ch1: 400KHz Ch2: 500KHz

OCP < 7.64A, Trip2: 150k
OCP < 10.36A, Trip1: 160k

I_{max}: 6A
OCP >= 10.8A

Close to output cap pin1

Cannot close to chip

Close to VFB Pin (pin2)

77.C2271.00L
220uF 6.3V
ESR: 25mohm
ripple current: 2236 mA

77.92271.021
220uF 6.3V
ESR: 15mohm
ripple current: 3100 mA


wlstron Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title: **RT8205AGQW +5VALW/+3VALW**

Size: Document Number: **PATEK** Rev: SA

Date: Monday, March 15, 2010 Sheet: 39 of 57

RT8207 for 1D5V and 0D75V



<Core Design>


wistron Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title: **RT8209B +1.5V / +0.75V**

Size: A3 Document Number: **PATEK** Rev: SA

Date: Monday, March 15, 2010 Sheet: 40 of 57

RT8209B for 1.1V_S5






84.07660.037
 Id: 26A Qg: 30-42nC
 Rds(on): 2.8 - 4 mohm

68.R4510.10A
 Panasonic 0.45uH
 Idc: 25 A, DCR: 1.1+/-5% mOhm OCP<26A

Close to Output Cap pin1


$$V_{out} = 0.75 * (R1 + R2) / R2$$

Close to VFB pin (pin5)






<Core Design>

		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
		Title RT8209B +1.1VALW	
Size A3	Document Number PATEK	Rev SA	
Date Monday, March 15, 2010	Sheet 41	of 57	





Adaptor in to generate DCBATOUT



White LED:
PIN1 (-)
PIN2 (+)
Amber LED:
PIN1 (+)
PIN2 (-)

BATTERY CONNECTOR



<Core Design>


wistron Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title: **AD & BATT CONN.**









Size	Document Number	Rev
Custom	PATEK	SA
Date:	Monday, March 15, 2010	Sheet 43 of 57

HOLE

091016-1




091207-1




Spring


091107-1




091208-1



091016-1




091109-1




P/N: ZZ.0HOLE.XXX


Ground PAD



091016-1




091022-1





StandOff


EMI CAP




100307-1




091015-1




091215-1



091019-1



091005-1






wistron

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title			HOLE
Size	Document Number	PATEK	
A3			Rev SA
Date:	Monday, March 15, 2010	Sheet	44 of 57

M93 GPU(1/5)



BB_ENA = 0V FOR BACK BIASING DISABLED
 N FET Q5 = OFF, P FET Q4 = OFF, N FET Q3 = ON
 +BBP = VDD_CORE
 BB_ENA = +3.3V FOR BACK BIASING ENABLED
 N FET Q5 = ON, P FET Q4 = ON, N FET Q3 = OFF
 +BBP = +1.8V

<Core Design>

wistron Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title: **VGA-PCIE/LVDS(1/5)**

Size A3 Document Number **PATEK** Rev SA

Date: Monday, March 15, 2010 Sheet 45 of 57

CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET


0 = DON'T INSTALL RES
1 = INSTALL 10K RES
X = DESIGN DEPENDANT
NA = NOT APPLICABLE

STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	M93-S3
TX_PWRS_ENB	GPIO0	PCIe FULL TX OUTPUT SWING	X
TX_DEEMPH_EN	GPIO1	PCIe TRANSMITTER DE-EMPHASIS ENABLED	X
BF_GEN2_EN_A	GPIO2	PCIe GEN2 ENABLED	X
RSVD	GPIO8	VGA ENABLED	0
BF_VGA_DIS	GPIO9		0
RSVD	GPIO21		0
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM	X
ROM ID CFG(2)	GPIO(13:1)	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	XXX
VIP_DEVICE_STRAP_ENA	V25YCN	IGNORE VIP DEVICE STRAPS	X
RSVD	GENERIC	AUD[1]AUD[0]	0
AUD[1]	HSYNC	0/0 No audio function	0
AUD[0]	VSVC	0/1 Audio for DisplayPort and HDMI if drcle is detected	XX
		1/1 Audio for DisplayPort only	
		1/1 Audio for both DisplayPort and HDMI	

Aperture Config. PIN	M933 GPIO	Strapping Resistor	64MB	128MB	256MB
CONFIG0	GPIO_11	R209	0	0	1
CONFIG1	GPIO_12	R210	1	0	0
CONFIG2	GPIO_13	R211	0	0	0


M93 LP: VDDC=0.9/1.1V

VID1	VID0	VDDC
1	1	0.9V
1	0	0.95V
0	1	1.05V
0	0	1.1V








M93 VRAM ID

Bit0 Low=Quanta, H=Wistron
 Bit1 Low=512MB, H=1GB
 Bit2 Low=Samsung, H=Hynix
 Bit3 Low



M93 GPU(2/5)



<Core Design>

Wistron Incorporated
21F, 88, Hei Tai Wu Rd
Heilich, Taipei

Title: LCD/CRT/HDMI PORT(2/5)

Size: A2


Document Number: PATEK

Rev: SA

Date: Monday, March 15, 2010

Sheet: 46 of 57

M93 GPU(3/5)



Core Design

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei


Title: **VGA-POWER/GND(3/5)**

Size A3 Document Number: **PATEK** Rev SA

Date: Monday, March 15, 2010 Sheet 47 of 57

M93 GPU(4/5)

When space is not enough
Consider that use one bead to share



NOTE:1: DPx_VDD18 and DPx_PVDD Rails can be join together and remove Decoupling Capacitors and BEAD for DPx_PVDD if signal integrity for DP lanes are OK.


NOTE:2: DPA_VDD10 / DPB_VDD10 and DPE_VDD10 / DPF_VDD10 Rails can be join together and remove Decoupling Capacitors and BEAD for one rail of each pair if signal integrity for DP lanes are OK. We also need to Change BEAD to minimum 400mA rating.

NOTE:3: DPx_VDD18 Rails can be join together as shown in schematic for Dual -Link DVI or LVDS setting and remove DecouplingCapacitors and BEAD of any one rail of the pair if signal integrity for DP lanes are OK. We need at least 500mA Bead to supportjoin rails.


<Core Design>

		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
		Title VGA-POWER/GND(4/5)	
Size A3	Document Number PATEK	Rev SA	
Date: Monday, March 15, 2010		Sheet 48 of 57	

GPU(5/5)



<Core Design>



Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei





Title: **VGA-MEM INTERFACE(5/5)**

Size: A3 Document Number: **PATEK** Rev: SA

Date: Monday, March 15, 2010 Sheet: 49 of 57

VRAM DDR3 (1/2)

256MB/512MB DDR3



<Core Design>

wistron Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei


Title: **VGA-MEMORY**

Size: A3 Document Number: **PATEK** Rev: SA

Date: Monday, March 15, 2010 Sheet: 50 of 57

VRAM DDR3 (2/2)

256MB/512MB DDR3




<Core Design>

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title			VGA-MEMORY		
Size	Document Number		Rev		SA
A3	PATEK				
Date:	Monday, March 15, 2010	Sheet	51	of	57

RT8209B for +VGA_CORE

84.08884.A37
 Id: 7.2A
 Qg: 5 ~ 7nC
 Rds(on): 22 ~ 30 mohm



M93 LP: VDDC=0.9/1.1V

G1	G0	VDDC
0	0	0.9V
0	1	0.95V
1	0	1.05V
1	1	1.1V

84.08296.037
 Id: 12A Qg: 7.6~10.6nC
 Rds(on): 9.5 ~ 13 mohm

I_{omax}: 10A
 OCP > 18A


Close to Output Cap. pin1

Close to VFB pin (pin5)


<Core Design>

		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
		Title RT8208A +VGA CORE	
Size A3	Document Number PATEK	Rev SA	
Date: Monday, March 15, 2010		Sheet 52 of 57	


+3VALW to +3VS Transfer





+5VALW to +5VS Transfer





+1.5V to +1.5VS Transfer



+1.1VALW to +1.1VS Transfer



Discharge circuit-1



<Core Design>


wistron Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title: **DC/DC**

Size A3 Document Number: **PATEK** Rev: **SA**

Date: Monday, March 15, 2010 Sheet 53 of 57


RT8209B for 1D1V&0D95V



$$V_{out} = 0.75 * (R1 + R2) / R2$$

$$1D1V_NB = (1 + R1 / Rb) * 0.75$$

+VCC_NB_CORE	R1	Rb	STRP_DATA	ideal voltage
0.95v	10k	R2 37.4k	HIGH	0.95
1.1v	10k	R2 37.4k // R3 49.9k	LOW	1.1



Iomax: 8A
OCP < 13.4A

68.1R51A.10K
Irms: 10A, Isat: 18A
Rdc: 8.6 - 14 mohm

80.2271V.12L
NEC 220uF
2.5V, ESR: 15mohm
ripple current: 2.38 A


77.92271.021
Fujitsu 220uF
6.3V, ESR: 15mohm
ripple current: 3.1A

<Core Design>

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title POWERPLAY +1.1VS/+0.95VS			
Size A3	Document Number	Rev SA	
Date: Monday, March 15, 2010	Sheet 54	of 57	

Place those ground connections close to AGND pin of U60.



NOTE:
 When AC_ADAP_PRES=0 -->1
 $V_{in} * (R759 / R761) / [(R759 / R761) + R1247] = 51125_VREF$
 $V_{in} = 17.6145V$

When AC_ADAP_PRES=1 --> 0
 $[(V_{in} - 51125_VREF) / R1247] + [(+3VL - 51125_VREF) / (R761 + R762)] = 51125_VREF / R759$
 $V_{in} = 17.212554V$

When ADP_PRES=0->1
 $P2 * (R756 / R758) / [(R756 / R758) + R763] = 51125_VREF$
 $P2 = 13.325V$


When ADP_PRES=1->0
 $[(P2 - 51125_VREF) / R756] + [(+3VL - 51125_VREF) / (R757 + R758)] = 51125_VREF / R756$
 $P2 = 10.894V$

<Core Design>

wistron Wistron Incorporated
 21F, 88, Hsin Tai Wu Rd
 Hsichih, Taipei

Title: **ADP OCP**
PATEK

Size: A3 Document Number: Rev: SC
 Date: Monday, March 15, 2010 Sheet: 55 of 57



<Core Design>

wistron

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title

POK CKT

Size

Document Number

PATEK

Rev

SA

Date:

Monday, March 15, 2010


Sheet

56 of 57


Mini-Card--WWAN

Full minicard


AFTE14P-GP	AFTP106	1	UIM_PWR
AFTE14P-GP	AFTP108	1	UIM_DATA
AFTE14P-GP	AFTP109	1	UIM_CLK
AFTE14P-GP	AFTP110	1	UIM_RST
AFTE14P-GP	AFTP111	1	UIM_VPP
AFTE14P-GP	AFTP112	1	M_WXMIT_OFF#
AFTE14P-GP	AFTP125	1	WWAN_LED#_C
AFTE14P-GP	AFTP126	1	WWAN_DET#
AFTE14P-GP	AFTP127	1	USB20_N7
AFTE14P-GP	AFTP128	1	USB20_P7
AFTE14P-GP	AFTP129	1	+3VS_WWAN
AFTE14P-GP	AFTP142	1	+3VS_WWAN
AFTE14P-GP	AFTP143	1	+3VS_WWAN
AFTE14P-GP	AFTP144	1	+3VS_WWAN
AFTE14P-GP	AFTP145	1	+3VS_WWAN
AFTE14P-GP	AFTP208	1	GND
AFTE14P-GP	AFTP209	1	GND
AFTE14P-GP	AFTP210	1	GND



WIRELESS LED ENABLE



RF CAPS



<Core Design>

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title	WWAN	
Size	Document Number	Rev
A3	PATEK	SA
Date:	Monday, March 15, 2010	Sheet 57 of 57