

2012 S-Series Richie 13.3" UMA/DIS Muxless Schematic

Intel Chief River Platform
Ivy Bridge (rPGA989)
Panther Point PCH

REV:-1
2012-03-15

DY:No stuff
DIS_PX:Only DIS install

www.vinafix.vn

<Core Design>

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
Cover Page		
Size A4	Document Number 2012 S-Series Richie 13.3	Rev -1
Date: Wednesday, March 14, 2012	Sheet 1	of 103

Name	Schematics Notes
SPKR	The signal has a weak internal pull-down. Note: the internal pull-down is disabled after PLTRST# deasserts. If the signal is sampled high, this indicates that the system is strapped to the "No Reboot" mode (Cougar Point will disable the TCO Timer system reboot feature).
INIT3_3V#	This signal has a weak internal pull-up. Note: The internal pull-up is disabled after PLTRST# deasserts. NOTE: This signal should not be pulled low. Leave as "No Connect".
INTVRMEN	Integrated 1.05 V VRM Enable / Disable. Integrated 1.05 V VRMs is enabled when high NOTE: This signal should always be pulled high External 1.05 V VRM Enable / Disable. Integrated 1.05 V VRMs is enabled when Low. NOTE: This signal should be pulled down to GND through 330 kOhms resistor
GNT3#/GPIO55 GNT2#/GPIO53 GNT1#/GPIO51	GNT{3:0}# functionality is not available on Mobile. Used as GPIO only. Pull-up resistors are not required on these signals. If pull-ups are used, they should be tied to the Vcc3_3 power rail.
DF_TV5	This signal is a strap for selecting DMI and FDI termination voltage. For Ivy Bridge processor only implementation DF_TV5 needs to be pulled up to VccDFTERM power rail through 2.2 kOhms ±5% resistor. For future processor compatibility: It needs to be connected to PROC_SELECT through a 1.0 kOhms ±5% series resistor. The PROC_SELECT signal would need a 2.2 kOhms ±5% pull-up resistor to PCH VccDFTERM.
SATA1GP/ GPIO19	This signal has a weak internal pull-up. Note: the internal pull-up is disabled after PLTRST# deasserts. This field determines the destination of accesses to the BIOS memory range. Also controllable via Boot BIOS Destination bit (Chipset Config Registers: Offset 3410h:Bit 10). This strap is used in conjunction with Boot BIOS Destination Selection 1 strap. Bit11 Bit 10 Boot BIOS Destination 0 1 Reserved 1 0 PCI 1 1 SPI 0 0 LPC NOTE: If option 00 LPC is selected BIOS may still be placed on LPC, but all platforms with Cougar Point require SPI flash connected directly to the Cougar Point's SPI bus with a valid descriptor in order to boot. NOTE: Booting to PCI is intended for debug/testing only. Boot BIOS Destination Select to LPC/PCI by functional strap or via Boot BIOS Destination Bit will not affect SPI accesses initiated by Management Engine or Integrated GbE LAN. NOTE: PCI Boot BIOS destination is not supported on mobile.
SATA2GP/ GPIO36	Reserved. This signal has a weak internal pull-down. NOTE: The internal pull-down is disabled after PLTRST# deasserts. NOTE: This signal should not be pulled high when strap is sampled.
SATA3GP/ GPIO37	Reserved This signal has a weak internal pull-down. NOTE: The internal pull-down is disabled after PLTRST# deasserts. NOTE: This signal should not be pulled high when strap is sampled.
HDA_DOCK_EN# /GPIO33	High Definition Audio Dock Enable: This signal controls the external Intel HD Audio docking isolation logic. This is an active-low-signal. When deasserted the external docking switch is in isolate mode. When asserted the external docking switch electrically connects the Intel? HD Audio dock signals to the corresponding Cougar Point signals. This signal can instead be used as GPIO33.
HDA_SDO	Signal has a weak internal pull-down. If strap is sampled low, the security measures defined in the Flash Descriptor will be in effect (default). If sampled high, the Flash Descriptor Security will be overridden. This strap should only be asserted high via external pull-up in manufacturing/debug environments ONLY. Note: The weak internal pull-down is disabled after PLTRST# deasserts. Asserting the HDA_SDO high on the rising edge of RSMRST# will also halt Intel Management Engine after chipset bring up and disable runtime Intel Management Engine features. This is a debug mode and must not be asserted after manufacturing/ debug.
HDA_SYNC	This signal has a weak internal pull-down. On Die PLL VR is supplied by 1.5 V from VCCVRM when sampled high, 1.8 V from VCCVRM when sampled low. Needs to be pulled High for Chief River platform.
GPIO15	TLS Confidentiality Low (0) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality High (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality This signal has a weak internal pull-down. NOTE: The weak internal pull-down is disabled after RSMRST# deasserts. NOTE: A strong pull-up may be needed for GPIO functionality
L_DDC_DATA	LVDS Detected. When '1'- LVDS is detected; When '0'- LVDS is not detected. This signal has a weak internal pull-down. NOTE: The internal pull-down is disabled after PLTRST# deasserts.
SDVO_CTRLDATA	Port B Detected When '1'- Port B is detected; When '0'- Port B is not detected. This signal has a weak internal pull-down. NOTE: The internal pull-down is disabled after PLTRST# deasserts.
DDPC_CTRLDATA	Port C Detected. When '1'- Port C is detected; When '0'- Port C is not detected This signal has a weak internal pull-down. NOTE: The internal pull-down is disabled after PLTRST# deasserts
DDPD_CTRLDATA	Port D Detected. When '1'- Port D is detected; When '0'- Port D is not detected This signal has a weak internal pull-down. NOTE: The internal pull-down is disabled after PLTRST# deasserts.
DSWVRMEN	Deep S4/S5 Well On-Die Voltage Regulator Enable If strap is sampled high, the Integrated Deep S4/S5 Well (DSW) On-Die VR mode is enabled.
GPIO28	The On-Die PLL voltage regulator is enabled when sampled high. When sampled low the On-Die PLL Voltage Regulator is disabled. If not used, 8.2-kΩ to 10-kΩ pull-up to +V3.3A power-rail. Note: This signal has a weak internal pull-up. The internal pull-up is disabled after RSMRST# deasserts.
GPIO29/ SLP_LAN#	GPIO29 is multiplexed with SLP_LAN#. If Intel LAN is implemented on the platform, SLP_LAN# must be used to control the power to the PHY LAN (no other implementation is supported). If integrated Intel LAN is not supported on the platform, GPIO29 can be used as a normal GPIO. A soft strap determines the functionality of GPIO29, either as SLP_LAN# or GPIO. By default, the soft strap enables SLP_LAN# functionality on the pin. If the soft trap is changed to enable GPIO functionality, then SLP_LAN# functionality is no longer available, and the signal can be used as a normal GPIO (default to GPI).

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[0]		Connect a series 1K ohm resistor on the critical CFG[0] trace in a manner which does not introduce any stubs to CFG[0] trace. Route as needed from the opposite side of this series isolation resistor to the debug port. ITP will drive the net to GND.	
CFG[2] CFG2 is for the 16x	PCIe Static x16 Lane Numbering Reversal.	1: Normal Operation; Lane # definition matches socket pin map definition 0:Lane Reversed	1
CFG[4]	Display Port Presence strap	1:Disabled - No Physical Display Port attached to Embedded DisplayPort 0:Enabled - An external Display Port device is connected to the Embedded Display Port Pull down to GND through a 1KΩ ± 5% resistor to enable port	1
CFG[6:5]	PCIe Port Bifurcation Straps	00 = 1 x 8, 2 x 4 PCI Express 01 = reserved 10 = 2 x 8 PCI Express 11 = 1 x 16 PCI Express	11
CFG[17:7]	Reserved configuration lands. A test point may be placed on the board for these lands.		

POWER PLANE	VOLTAGE	ACTIVE IN	DESCRIPTION
5V_S0	5V		
3D3V_S0	3.3V		
1D8V_S0	1.8V		
1D5V_S0	1.5V		
1D05V_S0	1.05V		
VCC3A	1.0V		
0D75V_S0	0.9 - 0.675V	S0	GPU Core Rail
VCC_CORE	0.75V		
VCC_GFXCORE	0.35V to 1.5V		
VGA_CORE	0.4 to 1.25V		
1D8V_VGA_S0	1.8V		
3D3V_VGA_S0	3.3V		
1D5V_VGA_S0	1V		
1D5V_S3	5V		
DDR_VREF_S3	1.5V	S3	
BT+ DCBATOUT	9V-14.1V		
5V_S5	9V-19.5V		
5V_AUX_S5	5V	All S states	AC Brick Mode only
3D3V_S5	3.3V		
3D3V_AUX_S5	3.3V		
3D3V_AUX_KBC	3.3V	DSW, Sx	ON for supporting Deep Sleep states
3D3V_AUX_S5	3.3V	G3, Sx	Powered by Li Coin Cell in G3 and 3D3V_S5 in Sx

PCIe Routing

LANE1	X
LANE2	X
LANE3	Card Reader
LANE4	Mini Card1(WLAN)
LANE5	X
LANE6	LAN
LANE7	X
LANE8	X

USB 2.0 Table USB3.0 Table

Pair	Device
0	FREE
1	USB 3.0 I/O CONN. 1
2	USB 3.0 I/O CONN. 2
3	USB 3.0 I/O CONN. 3
4	FREE
5	BT WLAN combo
6	FREE
7	FREE
8	Fingerprint
9	USB 2.0 I/O CONN. 1
10	Camera
11	FREE
12	WWAN
13	FREE

Pair	Device
1	FREE
2	I/O CONN. 1
3	I/O CONN. 2
4	I/O CONN. 3

SATA Table

Pair	Device
0	HDD
1	ODD
2	N/A
3	N/A
4	N/A
5	N/A

SMBus ADDRESSES

I ² C / SMBus Addresses	Ref Des	Chief River CRV
Device	Address	Hex Bus
DIMM1		PCH_SMB_CLK/PCH_SMB_DATA
DIMM2		PCH_SMB_CLK/PCH_SMB_DATA
Touch-Pad		PCH_SMB_CLK/PCH_SMB_DATA
N/A		PCH_SMB0_CLK/PCH_SMB0_DATA
KBC		PCH_SMB1CLK/PCH_SMB1DATA
G781_Thermal IC	1001100	PCH_SMB1CLK/PCH_SMB1DATA
GPU_Thermal PRO	0X41	PCH_SMB1CLK/PCH_SMB1DATA
G-Sensor	0X52	PCH_SMB1CLK/PCH_SMB1DATA

<Core Design>

緯創資通 Wistron Corporation
21F, 86, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **Table of Content**

Size: Custom Document Number: **2012 S-Series Richie 13.3** Rev: **-1**

Date: Wednesday, March 14, 2012 Sheet 3 of 103

CPU(1/7)

IVY BRIDGE PROCESSOR (DMI,DP,PEG,FDI)



Note:
Intel DMI supports both Lane Reversal and polarity inversion but only at PCH side. This is enabled via a soft strap.

Note:
Intel FDI supports both Lane Reversal and polarity inversion but only at PCH side. This is enabled via a soft strap.

Note:
Lane reversal does not apply to FDI sideband signals.

DP Compensation, within 500mil

1D05V_S0

R402 24D9R2F-L-GP

4mil DP_COMP A18

12mil

NOTE: EDP_HPDI
Select a Fast FET similar to 2N7002E whose rise/fall time is less than 6 ns.
If HPDI on eDP interface is disabled, connect it to CPU VCCIO via a 10-kΩ pull-Up resistor on the motherboard.
This signal can be left as no connect if entire eDP interface is disabled.

Signal Routing Guideline:
EDP_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.
EDP_COMPIO keep W/S=4/15 mils and routing length less than 500 mils.

62.10040.821
1st = 62.10055.551
2nd = 62.10055.321
3rd = 62.10055.731

NOTE:
Processor strap CFG[4] should be pulled low to enable Embedded DisplayPort.

BOM Note: 1st/2nd/3rd Add in BOM

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **CPU(1/7): DMI/PEG/FDI**

Size: A3 Document Number: **2012 S-Series Richie 13.3** Rev: -1

Date: Wednesday, March 14, 2012 Sheet 4 of 103


CPU(2/7)

IVY BRIDGE PROCESSOR (CLK,MISC,JTAG)



CPU(3/7)

IVY BRIDGE PROCESSOR (DDR3)



<Core Design>

緯創資通 Wistron Corporation
21F, 86, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

CPU(3/7) : DDR3


Title	CPU(3/7) : DDR3		
Size	Document Number	Rev	
Custom	2012 S-Series Richie 13.3	-1	
Date:	Wednesday, March 14, 2012	Sheet	6 of 103

CPU(4/7) IVY BRIDGE PROCESSOR (POWER)


PROCESSOR CORE POWER

Place Bottom


Place Top



POWER



PROCESSOR UNCORE POWER







PEG AND DDR

CORE SUPPLY

SVID

SENSE LINES




<Core Design>

緯創資通 **Wistron Corporation**
21F, 86, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title		
CPU(4/7) : PWR		
Size	Document Number	Rev
Custom	2012 S-Series Richie 13.3	-1
Date:	Wednesday, March 14, 2012	Sheet 7 of 103

CPU(5/7) IVY BRIDGE PROCESSOR (GRAPHICS POWER)



H_VCCP_SEL	Voltage
1	1.05V
0	1.0V

S3 Power Reduction Circuit Processor VREF_DQ Implementation




<Core Design>

緯創資通 Wistron Corporation
21F, 86, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		
CPU(5/7) : GFX/PWR		
Size	Document Number	Rev
Custom	2012 S-Series Richie 13.3	-1
Date:	Wednesday, March 14, 2012	Sheet 8 of 103

CPU(6/7)

IVY BRIDGE PROCESSOR (GND)





<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
CPU(6/7) : GND		
Size	Document Number	Rev
A3	2012 S-Series Richie 13.3	-1
Date:	Wednesday, March 14, 2012	Sheet 9 of 103


CPU(7/7)

IVY BRIDGE PROCESSOR (RESERVED)



Display Port Presence Strap		0:Enable eDP
CFG4	1:(Default) Disabled; No Physical Display Port attached to Embedded Display Port 0:Enabled; An external Display Port device is connected to the Embedded Display Port	

PEG DEFER TRAINING	
CFG7	1: (Default) PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training



PEG Static Lane Reversal	
CFG2	1:(Default) Normal Operation; Lane # definition matches socket pin map definition 0:Lane Reversed

PCIe Port Bifurcation Straps	
CFG[6:5]	11: (Default) x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU(7/7): CFG/RSVD/DDR3 VREF**

Size A3	Document Number	Rev
	2012 S-Series Richie 13.3	-1

Date: Wednesday, March 14, 2012 Sheet 10 of 103

(Blanking)

<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
CPU XDP		
Size	Document Number	Rev
A3	2012 S-Series Richie 13.3	-1
Date: Wednesday, March 14, 2012	Sheet 11	of 103

(Blanking)

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

RESERVED

Size

A3

Document Number

2012 S-Series Richie 13.3

Rev

-1

Date: Wednesday, March 14, 2012

Sheet 12 of 103



(Blanking)

<Core Design>



緯創資通		Wistron Corporation	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
RESERVED			
Size	Document Number	Rev	
A3	2012 S-Series Richie 13.3	-1	
Date:	Wednesday, March 14, 2012	Sheet	13 of 103

DIMM1



M_A_DQS#[7:0] 6
 M_A_DQS#[7:0] 6
 M_A_A[15:0] 6



Note:
 If SA0_DIMM0 = 0, SA1_DIMM0 = 0
 SO-DIMMA SPD Address is 0xA0
 SO-DIMMA TS Address is 0x30
 If SA0_DIMM0 = 1, SA1_DIMM0 = 0
 SO-DIMMA SPD Address is 0xA2
 SO-DIMMA TS Address is 0x32



Layout Note:
 Place these Caps near SO-DIMMA.



Bom Not: 1st/2nd/3rd Add in BOM

1st = 62.10024.H91
 2nd = 62.10017.U01
 3rd = 62.10024.H81

H=9.2mm

<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsuehlin, Taipei Hsien 221, Taiwan, R.O.C.

Title: **DDR3 SO-DIMM1**

Size: Custom Document Number: **2012 S-Series Richie 13.3** Rev: -1

Date: Wednesday, March 14, 2012 Sheet 14 of 103




(Blanking)

<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
RESERVED		
Size	Document Number	Rev
A3	2012 S-Series Richie 13.3	-1
Date: Wednesday, March 14, 2012	Sheet 16	of 103

PCH(1/9)

INTVRMEN- Integrated SUS 1.05V VRM Enable
High - Enable internal VRs



NO REBOOT STRAP

No Reboot Strap R710
Low = Default
High = No Reboot

HDA_SPKR: R1722, 10KR2J-3-GP, DY

SIRQ: R1723, 10KR2J-3-GP

For Flash Descriptor Security Override HW strap

84.2N702.A3F
2nd = 84.2N702.E3F
3rd = 84.2N702.F3F

2N7002KD-W-GP

RTC Battery

RTC1: BAT-060003H602M2132L-GP-U, 62.70014.001, 2nd = 62.70001.061

RTC PWR: R1720, 1KR2J-1-GP

RTC VCC: R1720, 1KR2J-1-GP

RTC AUX S5: R1720, 1KR2J-1-GP

CH715FGP-GP-U, SC1U10V32Y-6GP, 83.R0304.D81, 2ND = 83.00040.E81, 201202210PV-R

LAYOUT NOTE:
JTAG_TMS TERMINATIONS NEED TO BE PLACED NEAR PCH
JTAG_TDI TERMINATIONS NEED TO BE PLACED NEAR PCH
JTAG_SDO TERMINATIONS NEED TO BE PLACED NEAR XDP
JTAG_TCK TERMINATIONS NEED TO BE PLACED NEAR PCH

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


PCH(1/9) : HDA/JTAG/SATA

2012 S-Series Richie 13.3

Document Number: 17 of 103

Date: Wednesday, March 14, 2012

PCH(2/9)



緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

PCH : PCI/USB/NVRAM/RSVD




2012 S-Series Richie 13.3

Rev -1

Date: Wednesday, March 14, 2012

Sheet 18 of 103


PCH(3/9)



Intel ME-EC Interaction Signal List with and without M3 support

Signal Name	Platform With M3 Support (e.g., Intel AMT)	Platform Without M3 Support
SUSPWRDNACK (GPIO30)	Required	Required
ACPRESENT (GPIO31)	Required	Required
SLP_A#	Required	(Tie to SLP_S3#) Note: If SLP_S3# is not routed from PCH to EC, then SLP_A# becomes required from Intel ME-EC prescriptive.

AMT/ME COMPLIANCY TEST CONN.



<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH(3/9) : DMI/FDI/PM**


Size A3 Document Number: **2012 S-Series Richie 13.3** Rev: **-1**

Date: Wednesday, March 14, 2012 Sheet 19 of 103

PCH(4/9)



PCH(6/9)






VRAM ID TABLE

PCH_GPIO39	PCH_GPIO38	VENDER
0	1	Samsung
1	0	Hynix
1	1	Elpida
0	0	UMA

GDDR5/DDR3 TABLE

20110822SI

2012 Chief River	PCH GPIO 12
Richie U&D (13 inches)	0 (13") GDDR5
Rocky U&D (14 inches)	1 (14", 15", 17") DDR3
Rocky U&D (15/17 inches)	1 (14", 15", 17") DDR3



FDI TERMINATION VOLTAGE OVERRIDE

GPIO37 (FDI_OVRVLG)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)
---------------------	---

DMI TERMINATION VOLTAGE OVERRIDE

GPIO36	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)
--------	---

<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

PCH(6/9) : GPIO/NCTF/RSVD

File	Document Number	Rev
A3	2012 S-Series Richie 13.3	-1
Date: Wednesday, March 14, 2012	Sheet 22 of 103	

VCC_PCH: 6A

PCH(7/9)



<Core Design>


緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH(7/9) : PWR1**

Size A3	Document Number	Rev
	2012 S-Series Richie 13.3	-1

Date: Wednesday, March 14, 2012 Sheet 23 of 103

PCH(8/9)





<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

PCH(8/9) : PWR2		Rev
Size	Document Number	-1
2012 S-Series Richie 13.3		
Date:	Wednesday, March 14, 2012	Sheet 24 of 103

PCH(9/9)



<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH(9/9) : GND**


Size: A3 Document Number: **2012 S-Series Richie 13.3** Rev: -1

Date: Wednesday, March 14, 2012 Sheet 25 of 103

(Blanking)

<Core Design>

緯創資通			Wistron Corporation		
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
PCH_XDP					
Size	Document Number				Rev
A3	2012 S-Series Richie 13.3				-1
Date:	Wednesday, March 14, 2012		Sheet	26	of 103




KBC1126-NU-GP
71.01126.00G

www.vinafix.vn


緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title	KBC SMSC KBC1126	
Size	Document Number	Rev
A3	2012 S-Series Richie 13.3	-1
Date	Wednesday, March 14, 2012	Sheet 27 of 103



4 WIRE PWM Fan Control circuit



A	B	Y
L	L	H
L	H	H
H	L	H
H	H	L




Thermal IC Control circuit



T8 H/W Shutdown Control circuit

Degree	Rset
95	25.5K
90	22.1K
85	18.7K



Layout: PUT U2805 Bottom side and close CPU
PUT R2806 Close U2806

<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title Thermal G781 / FAN

Size A3 Document Number 2012 S-Series Richie 13.3 Rev -1

Date: Wednesday, March 14, 2012 Sheet 28 of 103

Pre-AMP. for External MIC



www.vinafix.vn


<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title: **External MIC Pre-Amp**

Size A3	Document Number	Rev
	2012 S-Series Richie 13.3	-1
Date: Wednesday, March 14, 2012	Sheet 30 of 103	



HeadPhone OUT



Audio Board + Touch Pad Connector




Speaker Connector



<Core Design>

緯創資通 Wistron Corporation	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
AUDIO Connector	
Title	
Size A3	Document Number
2012 S-Series Richie 13.3	
Date: Wednesday, March 14, 2012	Sheet 31 of 103

CardReader JMicron JMB709




D3E Detection Table


D3E_CPPE#	Status
H	D3E mode
L	Normal mode

CR1_CDxN Detection Table

CR1_CDxN	Card Type
1 0	(No Card)
H H	(No Card)
H L	SD Card/MMC
L H	MemoryStick
L L	XD Card

<Core Design>

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Card Reader-JMB 709		
Size A3	Document Number	Rev -1
2012 S-Series Richie 13.3		
Date: Wednesday, March 14, 2012	Sheet 32	of 103




Pin Name	Default Mode	SD/MMC Card	MS Card
MDIO0	SD/MMC/MS	SD1_DAT0	MS1_DAT0
MDIO1		SD1_DAT1	MS1_DAT1
MDIO2		SD1_DAT2	MS1_DAT2
MDIO3		SD1_DAT3	MS1_DAT3
MDIO4		SD1_CMD	MS1_BS
MDIO5		SD1_CLK	MS1_CLK
MDIO6		SD1_WP	
MDIO7			
MDIO8		MMC_DAT4	MS1_DAT4
MDIO9		MMC_DAT5	MS1_DAT5
MDIO10		MMC_DAT6	MS1_DAT6
MDIO11		MMC_DAT7	MS1_DAT7
CR1_LEDN		SD1_LED#	MS1_LED#
CR1_PCTLN		SD1_PCTL#	MS1_PCTL#
CR1_CD0		SD1_CD#	
CR1_CD1			MS1_CD#

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
SD/MS/MMC CONNECTOR		
Size	Document Number	Rev
A3	2012 S-Series Richie 13.3	-1
Date:	Wednesday, March 14, 2012	Sheet 33 of 103


USE EFuse No ASF





LAN CHIP-RTL8151FH

LanChip Power


+3.3V_LAN_S5 Rising time (10%~90%) Spec >1ms and <100ms



Regout power plane(1D05V)





Put 4D7U L + 4D7U cap near pin36 <200mils (2nd = 78.22610.81L)




EEPROM LED OPTION USE '00'
=> LED0 : ACT (Yellow)
=> LED1 : LINK (Green)
(BOTH 10/100 & GIGA CHIP)
(Power down => Kept high)


Using Efuse Without ASF



Isolate Strap Pin



Regout Switch




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


File: **Lan Realtek 8151FH**

Size A3	Document Number	Rev -1
Date: Wednesday, March 14, 2012		Sheet 34 of 103

White LED for connectivity and Amber LED for activity located on RJ-45 connector




RJ45 Connector





8,19,27,29,34,36,37,45,46,47,48,92,93 PM_SLP_S3# >>>

34,97 GREEN_LED# >>>
34,97 YELLOW_LED# >>>



GREEN = Lan Link

YELLOW = LAN ACK



- (1) route on bottom as differential pairs.
- (2) Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- (3) No vias, No 90 degree bends.
- (4) pairs must be equal lengths.
- (5) 6mil trace width, 12mil separation.
- (6) 36mil between pairs and any other trace.
- (7) Must not cross ground moat, except RJ-45 moat.




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title			LAN RJ45		
Size	Document Number	2012 S-Series Richie 13.3			Rev
A3					-1
Date:	Wednesday, March 14, 2012	Sheet	35	of	103

Run Power

+5VALW to +5VS Transfer
 +3VALW to +3VS Transfer
 +1.5VU to +1.5VS Transfer
 +V1.05M_LAN to +V1.05S Transfer



www.vinafix.vn

<Core Design>


緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Power Plane Enable**


Size A3	Document Number	Rev -1
Date: Wednesday, March 14, 2012		Sheet 36 of 103

2012 S-Series Richie 13.3


POK



<Core Design>

 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
POK	
Size A3	Document Number 2012 S-Series Richie 13.3
Date: Wednesday, March 14, 2012	Sheet 37 of 103
Rev -1	

ADP OCP








For Layout:
 C3808 Close to DCIN1
 R3801, C3809 Close to U2701

<Core Design>

緯創資通 Wistron Corporation	
21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
ADP OCP	
File	
Size A3	Document Number
Date: Wednesday, March 14, 2012	2012 S-Series Richie 13.3
Sheet 38	Rev -1
of 103	

Battery Connector




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **BATT CONN**

Size: A3	Document Number: 2012 S-Series Richie 13.3	Rev: -1
Date: Wednesday, March 14, 2012	Sheet: 39 of 103	

BQ24736 for CHARGER




<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Charger BQ24736**

Size: A3	Document Number: 2012 S-Series Richie 13.3	Rev: -1
Date: Wednesday, March 14, 2012	Sheet: 40	of 103

www.vinafix.vn



TPS51123 for 3V5V

$$V_{out} = 2 * (1 + R1/R2)$$

	GND	VREF	VREG3	VREG5
SKIPSEL	AUTOSKIP	PWM	00A AUTOSKIP	00A AUTOSKIP
TONSEL	200k/CH1 250k/CH2	245k/CH1 305k/CH2	300k/CH1 275k/CH2	365k/CH1 460k/CH2


<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


File: **TPS51123RGER 5V/3D3V**

Size A3 Document Number: **2012 S-Series Richie 13.3** Rev -1


Date: Saturday, March 17, 2012 Sheet 41 of 103



DCBATOUT PWR_VCCCORE2_DCBATOUT



DCBATOUT PWR_VCCCORE1_DCBATOUT



Vcc_core
Iccmax=53A
Itdc=36A
OCP>65A

- 42 PWR_VCORE_HG2
- 42 PWR_VCORE_SW2
- 42 PWR_VCORE_LG2

PU4303
FDMS7698-GP
84.07698.037
2nd = 84.06414.037

PU4304
FDMS0302S-GP
84.00302.037
2nd = 84.06512.037


PU4301
FDMS7698-GP
84.07698.037
2nd = 84.06414.037

PU4302
FDMS0302S-GP
84.00302.037
2nd = 84.06512.037

- 42 PWR_VCORE_HG1
- 42 PWR_VCORE_SW1
- 42 PWR_VCORE_LG1

42 PWR_VCORE_CSREF

PWR_VCCCORE2_DCBATOUT



SNUBBER

PL4302



PWR_VCORE_SW2_R

IND-D24UH-1-GP
68.R2410.201
2nd = 68.R2610.101

PG4315


PG4316

PWR_VCORE_SWN2

PWR_VCORE_CSREF_R_2

PR4272
10R2F-L-GP

PWR_VCORE_CSREF



1st = 79.47719.2BL
2nd = 77.24771.13L
3rd = 79.47719.2BL

1st = 79.47719.2BL
2nd = 77.24771.13L
3rd = 79.47719.2BL

SNUBBER

PL4301

IND-D24UH-1-GP
68.R2410.201
2nd = 68.R2610.101

R4301
4D7R3J-L1-GP
RF-DY

PWR_VCORE_SW1_R

EC4302
SC680P50V2KX-2GP
RF-DY 42

PWR_VCORE_SWN1

PG4313

PG4314

PWR_VCORE_CSREF_R

PR4271
10R2F-L-GP

PWR_VCORE_CSREF

VCC_CORE

PT4301
ST470UF2VDM-GP
1st = 79.47719.2BL
2nd = 77.24771.13L
3rd = 79.47719.2BL


PT4303
ST470UF2VDM-GP
1st = 79.47719.2BL
2nd = 77.24771.13L
3rd = 79.47719.2BL

<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
ISL95832 IMVP7-2/3		
Size	Document Number	Rev
A3	2012 S-Series Richie 13.3	-1
Date:	Wednesday, March 14, 2012	Sheet 43 of 103

www.vinafix.vn



www.vinafix.vn



8,19,27,29,34,35,36,37,46,47,48,92,93 PM_SLP_S3# >>>

8_H_SNB_IVB#_PWRCTRL >>>

TPS51219_REFIN	Voltage
1	1.05V
0	1.0V

Route Parallel
 Differential Sense feedback
 Resistor need close to controller

I_omax=13A
 OCP>20A

<Core Design>


緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **TPS51218 1D05V / 1D0V**


Size A3	Document Number	Rev -1
Date: Wednesday, March 14, 2012		Sheet 45 of 103

2012 S-Series Richie 13.3

DEEP S3



RT8068A for 1D8V_S0




<Core Design>

<p>緯創資通 Wistron Corporation</p> <p>21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</p>	
<p>Title</p> <p>1D8V_S0</p>	
<p>Size</p> <p>A3</p>	<p>Document Number</p> <p>2012 S-Series Richie 13.3</p>
<p>Date</p> <p>Wednesday, March 14, 2012</p>	<p>Rev</p> <p>-1</p>
<p>Sheet 47 of 103</p>	

TPS51461 for VCCSA

VID0	VID1	VCCSA
L	L	0.9V
L	H	0.8V
H	L	0.725V
H	H	0.675V



Design Current = 6 A
6.6A < OCP < 7.8A

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.






Title: **ISL95870A VCCSA**

Size A3	Document Number	Rev -1
Date: Wednesday, March 14, 2012		Sheet 48 of 103


LCD Connector

CARMER PINDEFINE


No.	Signal
1	DMIC_CLK
2	DMIC_DATA
3	GND
4	3.3V_MIC
5	5V_KBL
6	EN
7	VCC_5V
8	GND
9	D+
10	D-



CAMERA



LCD POWER CIRCUIT



LED BACKLIGHT CONVERTER POWER






<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title			LCD Connector		
Size	Document Number	Rev			
A3	2012 S-Series Richie 13.3	-1			
Date:	Wednesday, March 14, 2012	Sheet	49	of	103

CRT Connector

CRT1
Transmission line
characteristic
impedance for RGB
signals $Z_0 = 37.5 \text{ Ohm}$



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.




Title **CRT Connector**

Size A3 Document Number **2012 S-Series Richie 13.3** Rev -1


Date: Wednesday, March 14, 2012 Sheet 50 of 103

HDMI Connector



20120130PV-R



Close to PCH



Close to HDMI Connector



Routing Guidelines:

CTRLDATA must be routed longer than CTRLCLK within 1000 mils (25.4 mm).
 The total delay on CTRLDATA should be longer than CTRLCLK.

<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **HDMI Level Shifter/Conn**
 Size A3 Document Number: **2012 S-Series Richie 13.3** Rev: **-1**
 Date: Wednesday, March 14, 2012 Sheet 51 of 103

(Blanking)

<Core Design>


緯創資通 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title (Reserved)		
Size A3	Document Number 2012 S-Series Richie 13.3	Rev -1
Date: Wednesday, March 14, 2012		Sheet 52 of 103

Mini-Card--WLAN (Half)



Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
WLAN MINI SLOT		
Size A3	Document Number	Rev
	2012 S-Series Richie 13.3	-1
Date: Wednesday, March 14, 2012	Sheet 53 of 103	

Mini-Card--WWAN



3D3V_WWAN	1	AFTP5401	AFTE14P-GP
BT_COMBO#_W5	1	AFTP5402	AFTE14P-GP
WWAN_TP	1	AFTP5403	AFTE14P-GP
UIM_PWR	1	AFTP5404	AFTE14P-GP
UIM_DATA	1	AFTP5405	AFTE14P-GP
UIM_CLK	1	AFTP5406	AFTE14P-GP
UIM_RST	1	AFTP5407	AFTE14P-GP
UIM_VPP	1	AFTP5408	AFTE14P-GP
WIFI_RF_EN#	1	AFTP5409	AFTE14P-GP
PLT_RST#	1	AFTP5410	AFTE14P-GP
3D3V_WWAN	1	AFTP5411	AFTE14P-GP
WWAN_DET#	1	AFTP5412	AFTE14P-GP
3D3V_WWAN	1	AFTP5413	AFTE14P-GP
3D3V_WWAN	1	AFTP5414	AFTE14P-GP
WW_LED#	1	AFTP5415	AFTE14P-GP
BT_COMBO#_W51	1	AFTP5416	AFTE14P-GP
3D3V_WWAN	1	AFTP5417	AFTE14P-GP

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **WWAN MINI SLOT/SIM**



Size A3	Document Number	Rev
	2012 S-Series Richie 13.3	-1
Date: Wednesday, March 14, 2012	Sheet 54	of 103

(Blanking)



<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Reserved		
Size	Document Number	Rev
A3	2012 S-Series Richie 13.3	-1
Date: Wednesday, March 14, 2012	Sheet 55 of 103	1

HDD Connector



ODD Connector



www.vinafix.vn

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title
HDD/ODD

Size A3 Document Number
2012 S-Series Richie 13.3

Date: Wednesday, March 14, 2012 Sheet 56 of 103

Rev -1

(Blanking)

<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title (Reserved)		
Size A3	Document Number 2012 S-Series Richie 13.3	Rev -1
Date: Wednesday, March 14, 2012	Sheet 57 of 103	

(Blanking)

<Core Design>



緯創資通 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title (Reserved)		
Size A3	Document Number 2012 S-Series Richie 13.3	Rev -1
Date: Wednesday, March 14, 2012	Sheet 58 of 103	

(Blanking)


<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Reserved		
Size	Document Number	Rev
A3	2012 S-Series Richie 13.3	-1
Date: Wednesday, March 14, 2012	Sheet 59	of 103

SSID = Flash.ROM





SYSTEM SPI ROM Socket





www.vinafix.vn

Right Side USB 2.0 Connector


Right Side USB 2.0



For RF Placement CAP Close to USB21






Left Side USB 3.0 Connector




USB 3.0 Connector Pin definition

1	POWER
2	USB 2.0 D-
3	USB 2.0 D+
4	GND
5	StdA_SSRX-
6	StdA_SSRX+
7	GND
8	StdA_SSTX-
9	StdA_SSTX+

Right Side USB 3.0 Connector



USB POWER



緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: **USB3.0**

Size A3 Document Number: **2012 S-Series Richie 13.3** Rev: **-1**




Date: Wednesday, March 14, 2012 Sheet 62 of 103

(Blanking)


<Core Design>

緯創資通			Wistron Corporation		
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
(Reserved)					
Size	Document Number				Rev
A3	2012 S-Series Richie 13.3				-1
Date:	Wednesday, March 14, 2012			Sheet	63 of 103

Finger Printer Connector



ACCELEROMETER



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title ACCELEROMETER		
Size A3	Document Number 2012 S-Series Richie 13.3	Rev -1
Date Wednesday, March 14, 2012	Sheet 65	of 103

(Blanking)


<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Reserved		
Size A3	Document Number 2012 S-Series Richie 13.3	Rev -1
Date: Wednesday, March 14, 2012	Sheet 66	of 103


(Blanking)

<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Reserved		
Size	Document Number	Rev
A3	2012 S-Series Richie 13.3	-1
Date: Wednesday, March 14, 2012	Sheet 67 of	103



HDD LED




<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
LED Control			
Size A3	Document Number	2012 S-Series Richie 13.3	
Date: Wednesday, March 14, 2012	Sheet 68	of	103
			Rev -1

Keyboard Connector

<<< KS[0..7] 27.82,97
>>> KSO[0..15] 27.97



<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title

Key Board/Touch Pad



Size A3	Document Number 2012 S-Series Richie 13.3	Rev -1
Date: Wednesday, March 14, 2012	Sheet 69 of 103	

(Blanking)

<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title (Reserved)		
Size A3	Document Number 2012 S-Series Richie 13.3	Rev -1
Date: Wednesday, March 14, 2012	Sheet 70 of 103	

24 PIN LPC DEBUG CONN.



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Dubug connector**

Size A3	Document Number	Rev
	2012 S-Series Richie 13.3	-1
Date: Wednesday, March 14, 2012	Sheet 71 of 103	

(Blanking)

<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Reserved		
Size	Document Number	Rev
A3	2012 S-Series Richie 13.3	-1
Date: Wednesday, March 14, 2012	Sheet 72 of 103	1

(Blanking)

<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A3	Document Number 2012 S-Series Richie 13.3	Rev -1
Date: Wednesday, March 14, 2012	Sheet 73 of 103	

(Blanking)

<Core Design>

緯創資通			Wistron Corporation		
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
RESERVED					
Size	Document Number				Rev
A3	2012 S-Series Richie 13.3				-1
Date:	Wednesday, March 14, 2012			Sheet	74 of 103

(Blanking)

<Core Design>

緯創資通		Wistron Corporation	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
(Reserved)			
Size	Document Number	Date	Rev
A3	2012 S-Series Richie 13.3	Wednesday, March 14, 2012	-1
Date: Wednesday, March 14, 2012		Sheet 75	of 103

(Blanking)

<Core Design>

緯創資通			Wistron Corporation		
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
Reserved					
Size	Document Number				Rev
A3	2012 S-Series Richie 13.3				-1
Date:	Wednesday, March 14, 2012			Sheet	76 of 103

(Blanking)

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
TPM			
Size	Document Number	Rev	
A3	2012 S-Series Richie 13.3	-1	
Date: Wednesday, March 14, 2012		Sheet 77	of 103

(Blanking)

<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A3	Document Number 2012 S-Series Richie 13.3	Rev -1
Date: Wednesday, March 14, 2012	Sheet 78	of 103

(Blanking)

<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Reserved		
Size	Document Number	Rev
A3	2012 S-Series Richie 13.3	-1
Date: Wednesday, March 14, 2012	Sheet 79	of 103

(Blanking)

<Core Design>


緯創資通 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Reserved		
Size	Document Number	Rev
A3	2012 S-Series Richie 13.3	-1
Date: Wednesday, March 14, 2012	Sheet 80	of 103

(Blanking)


<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Reserved		
Size A3	Document Number 2012 S-Series Richie 13.3	Rev -1
Date: Wednesday, March 14, 2012	Sheet 81 of 103	

Adaptor in to generate DCBATOUT



Power Button + Quick Lanch board





<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **POWER Button/ DCIN Connector**

Size A3 Document Number: **2012 S-Series Richie 13.3** Rev: **-1**

Date: Wednesday, March 14, 2012 Sheet 82 of 103



dGPU reset for PX/SG transitions




CONFIGURATION STRAPS

ALLOW FOR PULL-UP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

RECOMMENDED SETTINGS
 0= DO NOT INSTALL RESISTOR
 1= INSTALL 3K RESISTOR
 X = DESIGN DEPENDANT
 NA = NOT APPLICABLE


STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	RECOMMEND	PLATFORM SETTING
TX_PWRS_ENB	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing 1: Full Tx output swing	X	1
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED 0:Tx de-emphasis disabled 1:Tx de-emphasis enabled	X	1
BIF_GEN2_EN_A	GPIO2	0:Advertises the PCIe device as 2.5GT/s capable at power on. 1:Advertises the PCIe device as 5.0GT/s capable at power on.	0	0
GPIO5_AC_BATT	GPIO5	AC (Performance mode) = 3.3 V Battery saving mode = 0.0 V	?	0
GPIO8_ROMSO	GPIO8	RESERVED	0	0
VGA_DIS	GPIO9	0:VGA Controller capacity enabled 1:The device won't be recognized as the system's VGA controller	0	0
ROMIDCFG[2:0]	GPIO[13:11]	BIOS_ROM_EN=1, Config[2:0] defines the ROM type BIOS_ROM_EN=0, Config[2:0] defines the primary memory aperture size	X X X	0 0 1 (256MB)
GPIO21_BB_EN	GPIO21	RESERVED	0	0
BIOS_ROM_EN	GPIO_22_ROMCSB	0:Disable external BIOS ROM device 1:Enable external BIOS ROM device	X	0
VIP_DEVICE_STRAP_EN	V2SYNC	VIP Device Strap Enable indicates to the software driver that it sense whether or not a VIP device is connected on the VIP Host interface.	X	0
RSVD	H2SYNC	RESERVED	0	0
RSVD	GENERIC	RESERVED	0	0
AUD[1]	HSYNC	AUD[1:0]:11-Audio for both DisplayPort and HDMI	X	1
AUD[0]	VSNC		X	1



GPIO_13	GPIO_12	GPIO_11	Memory Aperture Size
0	0	1	512MB/256MB memory aperture (Default)
1	1	0	reserved

JTAG SIGNAL OPTION

Signal	Normal mode	Debug mode	pilot run mode
TESTEN	"1" (PU)	"1" (PU)	"0" (PD)
JTAG_TRST#	"0" (PD)	"1" (PU)	NC
JTAG_TCK	CLK	"1" (PU)	NC
JTAG_TMS	"1" (PU)	"1" (PU)	NC




<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **GPU PCIe/STRAPPING(1/5)**



Size A3 Document Number: **2012 S-Series Richie 13.3** Rev -1

Date: Wednesday, March 14, 2012 Sheet 83 of 103





GDDR3/GDDR5 Memory Stuff Option

	GDDR5	GDDR3	DDR3
MVDDQ	1.5V	1.8V/1.5V	1.5V
Ra	40.2R	40.2R	40.2R
Rb	100R	100R	100R






C	R1	R2	R3
120 pF	51 Ω	10 Ω	5 kΩ






GDDR5 Table

Vender	Vandor Part	Part Number
HYNIX	H5GQ2H24AFR-T2C	635930-352
SAMSUNG	K4G20325FD-PC04	635930-952
ELPIDA	EDW1032BBG-50-F	635930-152









20100903 X01: Change VRAM1,VRAM2 to GDDR5.
20100908 X01: Modify VRAM set name for Mirror Function.

GDDR5 Table

Vender	Vandor Part	Part Number
HYNIX	H5GQ2H24MFR-T2C	72.05224.00U
SAMSUNG	K4G20325FC-HC04	72.20325.00U



20100903 X01: Change VRAM1,VRAM2 to GDDR5.
20100908 X01: Modify VRAM set name for Mirror Function.



<Core Design>

緯創資通 Wistron Corporation
21F, 8F, Sec.1, Hsin Tai Wu Rd., Hsichia, Taipei Hsien 221, Taiwan, R.O.C.

Title		GPU-VRAM3.4 (2/4)	
Size	Document Number	2012 S-Series Richie 13.3	
A2		Rev	-1
Date:	Wednesday, March 14, 2012	Sheet	89 of 100

(Blanking)

<Core Design>

緯創資通		Wistron Corporation	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
(Reserved) GPU-VRAM5,6 (3/4)			
Size	Document Number	Rev	
A3	2012 S-Series Richie 13.3	-1	
Date:	Wednesday, March 14, 2012	Sheet	90 of 103

(Blanking)

<Core Design>


緯創資通		Wistron Corporation	
		21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
(Reserved) GPU-VRAM7,8 (4/4)			
Size	Document Number		Rev
A3	2012 S-Series Richie 13.3		-1
Date:	Wednesday, March 14, 2012	Sheet	91 of 103

5.3 Power-Up/Down Sequence


Seymour has the following requirements with regards to power-supply sequencing to avoid damaging the ASIC:

- All the ASIC supplies, except for VDDR3, must fully reach their respective nominal voltages within 20 ms of the start of the ramp-up sequence, though a shorter ramp-up duration is preferred. There is no timing requirement on the ramp up of VDDR3 relative to other power rails.
- The external pull-up resistors on the DDC/AUX signals (if applicable) should ramp up before or after both VDDC and VDD_CT have ramped up.
- VDDC and VDD_CT should not ramp up simultaneously. For example, VDDC should reach 90% before VDD_CT starts to ramp up (or vice versa).
- For power down, reversing the ramp-up sequence is recommended.

3D3V_VGA_S0 > VGA_CORE > 1V_VGA_S0 > 1D5V_VGA_S0 > 1D8V_VGA_S0



1D5V_VGA_S0



(Blanking)
















<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Reserved		
Size	Document Number	Rev
A3	2012 S-Series Richie 13.3	-1
Date: Wednesday, March 14, 2012	Sheet 94	of 103

(Blanking)

<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Reserved		
Size	Document Number	Rev
A3	2012 S-Series Richie 13.3	-1
Date: Wednesday, March 14, 2012	Sheet 95 of	103












































<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Reserved**

Size A3 Document Number: **2012 S-Series Richie 13.3** Rev: **-1**

Date: Wednesday, March 14, 2012 Sheet 96 of 103



<Core Design>


緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin-Fu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.

Title **UNUSED PARTS/EMI Capacitors**

Size Document Number

Customer **2012 S-Series Richie 13.3**

Date: Wednesday, March 14, 2012 Sheet 97 of 103



<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title

Change History

Size	Document Number	Rev
A3	2012 S-Series Richie 13.3	-1
Date:	Wednesday, March 14, 2012	Sheet 98 of 103

www.vinafix.vn

S-Series Power Sequence and Reset Signal Timing




<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Power Sequence**


Size: A3	Document Number: 2012 S-Series Richie 13.3	Rev: -1
Date: Wednesday, March 14, 2012	Sheet: 99 of 103	

S-Series POWER BLOCK DIAGRAM



<Core Design>		
緯創資通		Wistron Corporation
		21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Power Block Diagram		
Title		
Size	Document Number	Rev
A3	2012 S-Series Richie 13.3	-1
Date:	Wednesday, March 14, 2012	Sheet 100 of 103

S-Series SMBUS BLOCK DIAGRAM




<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **SMBUS Block Diagram**

Size A3	Document Number: 2012 S-Series Richie 13.3	Rev: -1
Date: Wednesday, March 14, 2012	Sheet 101 of 103	

S-Series AUDIO BLOCK DIAGRAM



www.vinafix.vn

(Blanking)

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

mSATA

Size

A3

Document Number

2012 S-Series Richie 13.3

Rev

-1

Date: Wednesday, March 14, 2012

Sheet 103 of 103