

R12 INTEL UMA/DISCRETE SYSTEM DIAGRAM

+3V/+5V
PG.31
+1.05VTT/+1.8V
PG.32
CPU Core
PG.33
VGACore/+1.1V
PG.34
+1.5VSUS
PG.35
Charger
PG.36
Discharger
PG.37
UMA VGACORE
PG.38

SODIMM1
Max. 4GB
PG.12

SODIMM2
Max. 4GB
PG.13

INTEL Arrandale
37.5mm X 37.5mm
989pin PGA
TDP 35W
PG.3~6

AMD Seymour-XT
23mm X 23mm
TDP 15W
PG.14~18

CLOCK GEN
14.318MHz
PG.2

VRAM
64Mx16x4,64bit
PG.19

HDD
PG.23

ODD
PG.23

INTEL PCH Ibex Peak-m
27mm X 25mm
1071pin FCBGA
TDP 5W
PG.7~11

HDMI Level Shifter
PG.21

HDMI
PG.21

CRT
PG.22

LVDS
PG.20

PCI-E x 1

LAN3	LAN2	LAN1	USB 2.0
Card reader RTS5219-GR 10/100 PG.24	LAN RTS8165EH 10/100 PG.27	WLAN BT COMBO PG.30	PORT10

KBC
EnE KB3930QF D2
PG.29

KB TP ROM FAN

USB 2.0

USB2.0 Ports X2 PG.26	Webcam PG.20	BT Softbreeze PG.26
PORT0,1	PORT4	PORT13

Stackup









TOP
GND
IN1
IN2
VCC
BOT

AUDIO CODEC
IDT92HD80B1
PG.25


Speaker PG.25
HP/MIC PG.26
Analog MIC PG.25



PROJECT : R12
Quanta Computer Inc.






Vender	Part	Part Number	Part Description
ICS	ICS9LV3197	AL003197000	IC OTHER(32P) ICS9LV3197AKLFT(MLF)
Realtek	RTM890N-632	AL000890000	IC OTHER(32P) RTM890N-632-GRT(QFN)
Silego	SLG8LV595VTR	AL000595000	IC OTHER(32P)SLG8LV595VTR(QFN)









--- +1.05V <7,8,9,11,39>
 --- +1.5V <5,30>
 --- +3V <3,7,8,9,10,11,12,13,14,17,20,21,22,23,24,25,27,28,29,30,33,34,36>

Ra	DIS	UMA
Rb	NA	0 ohm
Rc	0 ohm	NA




2.7GT/s data rate



Scan Chain (Default)	STUFF -> Ra, Rc, Re NO STUFF -> Rb, Rd
CPU Only	STUFF -> Ra, Rb NO STUFF -> Rc, Rd, Re
GMCH Only	STUFF -> Rd, Re NO STUFF -> Ra, Rb, Rc


PROJECT : R12
Quanta Computer Inc.

Size Custom	Document Number	Rev 1A
	PROCESSOR 1/4(HOST&PEX)	
Date: Sunday, September 19, 2010	Sheet 3 of 39	






Use a voltage divider with VDDQ (1.5V) rail ON in S3 and a resistor combination of 1.5K ±1% (to VDDQ)/750±1% (to GND) to convert to processor VTT level.

AUBURNDALE/CLARKSFIELD PROCESSOR (DDR3)



AUBURNDALE/CLARKSFIELD PROCESSOR (GND)

AUBURNDALE/CLARKSFIELD PROCESSOR(RESERVED, CFG)



The Clarkfield processor's PCI Express interface may not meet PCI Express 2.0 jitter specifications. Intel recommends placing a 3.01K +/- 5% pull down resistor to VSS on CFG[7] pin for both rPGA and BGA components. This pull down resistor should be removed when this issue is fixed.

	1	0
CFG4 (Display Port Presence)	Disabled; No Physical Display Port attached to Embedded Display Port	Enabled; An external Display port device is connected to the Embedded Display port
CFG0 (PCI-Epress Configuration Select)	Single PEG	Bifurcation enabled
CFG3 (PCI-Epress Static Lane Reversal)	Normal Operation	Lane Numbers Reversed 15 -> 0, 14 -> 1


PROJECT : R12
Quanta Computer Inc.

Size Custom Document Number PROCESSOR 4/4 (GND) Rev 1A

Date: Sunday, September 19, 2010 Sheet 6 of 39

INTVRMEN - Integrated SUS 1.1V VRM Enable
High - Enable Internal VRs


IBEX PEAK-M (HDA,JTAG,SATA)




1205 The SATALED# signal is open-collector and requires a weak external pull-up (8.2 k to 10 k) to +V3.3.





UMA CRT, LVDS&HDMI signals



IBEX PEAK-M (LVDS,DDI)



UMA HDMI signals




For AUDIO




For MDC

RTC



4M byte SPI ROM




Vender
Socket DG008000031
EON - EN25F32-100HIP
AKE39FN0Q00 IC FLASH(8P) EN25F32-100HIP (SOIC)
WINBOND - W25Q32BVSSIG
AKE391P0N00 IC FLASH(8P) W25Q32BVSSIG(SOIC)



PROJECT : R12
Quanta Computer Inc.

Size Custom Document Number PCH 1/5 (SATA,HDA,LPC) Rev 1A
Date: Sunday, September 19, 2010 Sheet 7 of 39



IBEX PEAK-M (GND)



PEG Clock detect (SG only)



IBEX PEAK-M (PCI-E, SMBUS, CLK)




PROJECT : R12
Quanta Computer Inc.

Size Custom	Document Number PCH 2/5 (PCI-E, SMBUS, CK)	Rev 1A
Date: Sunday, September 19, 2010 Sheet 8 of 39		

IBEX PEAK-M (DMI,FDI,GPIO)

IBEX PEAK-M (PCI,USB,NVRAM)








PROJECT : R12
Quanta Computer Inc.

Size Custom	Document Number PCH 3/5 (PCI,ONFI,USB,DMI)	Rev 1A
Date: Sunday, September 19, 2010 Sheet 9 of 39		

8/25 SI modify
Uninstall on UMA
Install on DIS


	DIS	UMA
Ra	0 ohm	NA
Rb	NA	0 ohm
Rc	0 ohm	NA
Rd	NA	0 ohm



PROJECT : R12
Quanta Computer Inc.


Size	Document Number	Rev
Custom	PCH 5/5 (POWER)	1A

Date: Sunday, September 19, 2010 | Sheet 11 of 39






Place these Caps near So-Dimm0.

Some Projects replace 10UF 0805 by 4.7UF 0603 It can cost down 30%





0511 add for WiMAX






PROJECT : R12
Quanta Computer Inc.

Size Custom	Document Number DDR3 DIMM-0	Rev 1A
Date: Sunday, September 19, 2010 Sheet 12 of 39		






Place these Caps near So-Dimm1.
 Some Projects replace 10UF 0805 by 4.7UF 0603
 It can cost down 30%






100MHz (+/-300ppm) input frequency,
0-0.7V single-ended swing





PROJECT : R12
Quanta Computer Inc.

Size Custom	Document Number Seymour PCIe Interface	Rev 1A
Date: Sunday, September 19, 2010		Sheet 14 of 39




CONFIGURATION STRAPS			RECOMMENDED SETTINGS 0= DO NOT INSTALL RESISTOR 1 = INSTALL 10K RESISTOR X = DESIGN DEPENDANT NA = NOT APPLICABLE
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET			
STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	
TX_PWRS_ENB	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing for mobile mode 1: full Tx output swing (Default setting for Desktop)	1
TX_DEEMPH_EN	GPIO1	PCI Express Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled (Default setting for Desktop)	1
BIF_GEN2_EN_A	GPIO2	Enable CLKREQ# Power Management 0 - CLKREQ# power management capability is disabled 1 - CLKREQ# power management capability is enabled	0
RSVD BIF_VGA_DIS RSVD	GPIO8 GPIO9 GPIO21	VGA ENABLED	0 0 0
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM	0
ROMIDCFG(2:0)	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	0 0 1
VIP_DEVICE_STRAP_ENA	V2SYNC	IGNORE VIP DEVICE STRAPS	0
RSVD AUD[1] AUD[0]	GENERICC HSYNC VSYNC	AUD[1] AUD[0] 0 0 No audio function 0 1 Audio for DisplayPort and HDMI if dongle is detected 1 0 Audio for DisplayPort only 1 1 Audio for both DisplayPort and HDMI	0 0 11

AMD RESERVED CONFIGURATION STRAPS		
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET		
H2SYNC	GENERICC	
PULLUP PADS ARE NOT REQUIRED FOR THESE STRAPS BUT IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET		
GPIO21_BB_EN		




	Memory Aperture size				
GPIO9 BIOSROM	GPIO13 ROMIDCFG2	GPIO12 ROMIDCFG1	GPIO11 ROMIDCFG0		
0	128M	0	0	0	0
0	256M	0	0	1	0
0	64M	0	1	0	0
0	32M	0	1	1	1
0	512M	1	0	0	0
0	1G	1	0	0	1
0	2G	1	1	0	0
0	4G	1	1	1	1




It is a shared pin strap with CONFIG[2:0] if BIOS_ROM_EN is set to 0.

PROJECT : R12
Quanta Computer Inc.

Size Custom	Document Number Seymour GND / LVDS / Straps	Rev 1A
Date: Sunday, September 19, 2010 Sheet 16 of 39		





Support BACO Mode




- Note1.
1. No BACO Support :BIF_VDDC shorts with VDDC (Install Ra)
 2. BACO Support: Refer to the BACO reference schematics/Application note for detail about BIF_VDDC Rail if BACO is Supported (Uninstall Ra)

PROJECT : R12
Quanta Computer Inc.

Size Custom	Document Number Seymour_Power_and_NC	Rev 1A
Date: Sunday, September 19, 2010 Sheet 17 of 39		





MEMORY INTERFACE



support 1Gbit
VRAM (64M X 16)


DIVIDER RESISTORS	GDDR5	DDR3
MVREF TO 1.8V (Ra)	40.2R	40.2R
MVREF TO GND (Rb)	100R	100R



PROJECT : R12
Quanta Computer Inc.

Size Custom	Document Number Seymour/MEM_Interface	Rev 1A
Date: Sunday, September 19, 2010	Sheet 18 of 39	

1GB DDR3





QCI PN	
SAMSUNG (1G)	AKD5MGGT503
HYNIX (1G)	AKD5MGGTW02
SAMSUNG (512MB)	AKD5LGGT503
HYNIX (512MB)	AKD5LZGTW01




PROJECT : R12
Quanta Computer Inc.

Size Custom	Document Number	Rev
	Seymour VRAM(DDR3 BGA96)	3A
Date: Sunday, September 19, 2010	Sheet 19 of 39	






Text Stamp LID Switch



<7>	TXLCLKOUT+	TXLCLKOUT+
<7>	TXLCLKOUT-	TXLCLKOUT-
<7>	TXLCLKOUT0+	TXLCLKOUT0+
<7>	TXLCLKOUT0-	TXLCLKOUT0-
<7>	TXLCLKOUT1+	TXLCLKOUT1+
<7>	TXLCLKOUT1-	TXLCLKOUT1-
<7>	TXLCLKOUT2+	TXLCLKOUT2+
<7>	TXLCLKOUT2-	TXLCLKOUT2-
<7>	TXUCLKOUT-	TXUCLKOUT-
<7>	TXUCLKOUT+	TXUCLKOUT+
<7>	TXUOUT0+	TXUOUT0+
<7>	TXUOUT0-	TXUOUT0-
<7>	TXUOUT1+	TXUOUT1+
<7>	TXUOUT1-	TXUOUT1-
<7>	TXUOUT2+	TXUOUT2+
<7>	TXUOUT2-	TXUOUT2-
<7>	EDIDCLK	EDIDCLK
<7>	EDIDDATA	EDIDDATA
<7>	LVDS_BLON	LVDS_BLON
<7>	DISP_ON	DISP_ON
<7>	DPST_PWM	DPST_PWM






Please note that 2011 camera is +3V a We do not need to use 5V -> 3.95V regulator!



PROJECT : R12
Quanta Computer Inc.

Signals		PDT	PIM	CHR
PC1	Ra	4.7K	4.7K	NC
HDMI_CFG0	Rb	NC	NC	NC
HDMI_CFG1	Rc	4.7K	NC	NC
REXT	Rd	499	4.7K	1.2K
PC1	Re	NC	NC	4.7K
HDMI_OE#	Rf	NC	NC	4.7K
PC0	Rg	4.7K	4.7K	4.7K








EQUALIZATION SETTING
 PC1:PC0=0:0 8dB
 PC1:PC0=0:1 4dB Recommended
 PC1:PC0=1:0 12dB
 PC1:PC0=1:1 0dB

SCLZ/SDAZ Low-level Input/output Voltage
 CFG1:CFG0=0:0 VIL:-0.4V VOL:-0.6V (Default)
 CFG1:CFG0=0:1 VIL:-0.36V VOL:-0.55V
 CFG1:CFG0=1:0 VIL:-0.44V VOL:-0.65V
 CFG1:CFG0=1:1 VIL:-0.36V VOL:-0.6V

Vender	Part	Part Number	Part Description
PDT	PS8101	AL008101000	IC OTHER(48P) PS8101QFN48GTR(QFN)
PIM	PI3VDP411LSRZBE	ALP411LS004	IC OTHER(48P) PI3VDP411LSRZBE(TQFN)
CHR	CH7318C	AL007318002	IC OTHER(48P) CH7318C-BF-TR(QFN)



9/16 : PIM: need use ALP411LS000 or ALP411LS004 for capella
 CHR : need Na R1182, add R1027 for capella




PROJECT : R12
 Quanta Computer Inc.

Size Custom Document Number HDMI CONN Rev 1A
 Date: Sunday, September 19, 2010 Sheet 21 of 39


CRT PORT




HOLE



CPU




VGA




PROJECT : R12		
Quanta Computer Inc.		
Size Custom	Document Number CRT.Hole	Rev 1A
Date: Sunday, September 19, 2010 Sheet 22 of 39		

CPU FAN




DFHD03MR029
53398-0310-3P-L




30 MIL

G995 layout notice




SATA HDD CONNECTOR




Bypass CAP close conn

CN23

SATA HDD(1ST)
DFHS13FS022
sata-ah534-00-13p-r




SATA ODD CONNECTOR





Bypass CAP close conn

DFHS13FS022
sata-ah534-00-13p-r


follow INTEL DG change eject PU to +3V.



High : ODD power down
Low : ODD power on





PROJECT : R12
Quanta Computer Inc.




Realtek RTS5219


RTS5159 max output current for ..
 XD card 250mA
 SD/MMC 250mA
 MS/MSPRO 250mA









R3019-R3024, C3009 close to chip pin




<2,3,7,8,9,10,11,12,13,14,17,20,21,22,23,24,27,28,29,30,33,34,36> +3V
<11,17,21,22,23,28,30,36> +5V






			PROJECT : R12	
			Quanta Computer Inc.	
Size Custom	Document Number Azalia 92HD80			Rev 1A
Date: Sunday, September 19, 2010		Sheet 25	of 39	






Power trace Layout 寬度 > 60mil > 60mil




Lan Con.





		PROJECT : R12 Quanta Computer Inc.	
Size Custom	Document Number RTL8165EH	Rev 1A	
Date: Sunday, September 19, 2010		Sheet 27	of 39


POWER BOTTON CONNECT




KEYBOARD Con.





KEYBOARD PULL-UP




SI Modify




LED Con.




1. +3V
2. SATA_LED#
3. PWR_LED#
4. GND



TOUCH PAD Con.
















To TOUCH PAD SW board




PROJECT : R12
Quanta Computer Inc.


Size Custom Document Number LEB/KB/SW/TP Rev 1A
Date: Sunday, September 19, 2010 Sheet 28 of 39


Pin	Signal	Value	Component
<7,30>	SERIRQ	3	
<7,30>	LFRAME#	4	
<7,30>	LAD0	10	
<7,30>	LAD1	8	
<7,30>	LAD2	7	
<7,30>	LAD3	5	
<8,14,24,27,30>	CLK_33M_KBC	12	
<8,14,24,27,30>	PLTRST#	13	
<8,14,24,27,30>	CLKRUN#	38	
<10>	EC_A20GATE	20	
<10>	EC_RCIN#	37	
<28>	MX0	56	
<28>	MX1	55	
<28>	MX2	57	
<28>	MX3	58	
<28>	MX4	59	
<28>	MX5	60	
<28>	MX6	61	
<28>	MX7	62	
<28>	MY0	39	
<28>	MY1	40	
<28>	MY2	41	
<28>	MY3	42	
<28>	MY4	43	
<28>	MY5	44	
<28>	MY6	45	
<28>	MY7	46	
<28>	MY8	47	
<28>	MY9	48	
<28>	MY10	49	
<28>	MY11	50	
<28>	MY12	51	
<28>	MY13	52	
<28>	MY14	53	
<28>	MY15	54	
<28>	MY16	81	
<28>	MY17	82	
<15>	GPUR_CLK	83	
<15>	GPUR_DATA	84	
<28>	TPLED#	85	
<36,37>	ACIN	86	
<28>	TPCLK	87	
<28>	TPDATA	88	
<119>	BIOS_RD#	RD	
<120>	BIOS_WR#	WR	
<128>	BIOS_CS#	CS	
<8>	PCI_SERR#	78	
<8>	DGPU_PR_EN_E	109	
<8>	RF_LINK#	114	
<30>	BLU_LED	118	
<26>	USBPW_ON#	97	
<35,36>	SUSON	100	
<32,35,36,37,38>	MAINON	99	
<36>	LAN_POWER	100	
<34,35,36,37,38>	LAN_POWER	100	
<30>	BLED_COMBO	102	
<9>	AC_PRESENT	104	
<37>	MBATLED0#	105	
<28>	WIRELESS_ON	107	
<28>	WIRELESS_OFF	108	








SI for prevent interference



		
PROJECT : R12 Quanta Computer Inc.		
Size Custom	Document Number +5V/+3V (RT8206B)	Rev 1A
Date: Sunday, September 19, 2010	Sheet 31	of 39







+VCORE
 Countinue current:24A
 Peak current:40A
 OCP minimum 48A

OCP:
 48A -> PR66 = 1.54 Kohm

VGA Core





Seymour-XT	PWRCNTL0	PWRCNTL1	V-CORE
L	0	0	0.9V
M	0	1	1V
H	1	0	1.1V (Default)
TBD	1	1	NA




PROJECT : R12
Quanta Computer Inc.

Size Custom	Document Number +VGACORE (RT8208/1.8V)	Rev 1A
Date: Saturday, September 18, 2010 Sheet 34 of 39		



- +VA <37>
- +5V <11,17,21,22,23,25,28,30>
- +VIN <20,31,32,33,34,35,37,38,39>
- +1.8V <5,11,32>
- +3VS5 <3,7,8,9,10,11,26,31,32,34,35,38>
- +5VS5 <11,20,26,31,32,33,34,35,38,39>
- +VH28 <37>
- +VAD_1 <37>
- +3VSUS <28,30>
- +12VALW <20,23,34,37>
- +BATWCHG <37>
- +1.5VSUS <3,5,12,13,34,35>
- +3VLAVCC <27>
- +0.75V_DDR_VTT <12,13,35>






5.2A


5.1A

0.7A


0.04A

SI:
Delete PC169, EE side already
have 10uF*2 (C489, C490)




			PROJECT : R12 Quanta Computer Inc.	
Date: Sunday, September 19, 2010			Sheet 36	of 39


+VGA_UMA +/- 5%
Continue current:12A
Peak current:18A
OCP minimum 22A



PROJECT : R12
Quanta Computer Inc.

Size Custom	Document Number UMA GPU CORE (RT8152C)	Rev 1A
Date: Sunday, September 19, 2010		Sheet 38 of 39



	PROJECT : R12		Rev 1A
	Quanta Computer Inc.		
	Size Custom	Document Number +1.05V (RT8238A)	
Date: Sunday, September 19, 2010		Sheet 39 of 39	