




Route :

- HT\_STOP : - 5mil width/5 mil space BGA breakout.  
5mil width/10 mil to CPU and other.
- PCI Express differential signal groups :  
5 mil length matching each pair.  
Maximum mismatch between pairs is 3000 mil.  
Maximum length of any pairs is 12000 mil.  
All trace should be referenced to Ground.  
Maximum 4 vias pre TX trace. no more 2 vias pre RX trace.
- SP\_TERM/SP\_TERMN :  
Place resistor within 500 mil of MCP55.
- IDE interface :  
60 ohm interface, routed 5 mil trace with 10 mil spacing.  
Trace length should be less then 6.5 inches.  
P(S)IDEI/O length within +/- 100 mil of P(S)IDERDY.
- USB : Trace length < 12 inches (less than 8 inches desired).
- SMBus : With termination pull-up resistors at end of the trace.  
Strongly discourage the T topology.



FIL1 0x1    FIL2 0x1    FIL3 0x1







5 MEM\_A\_DATA0.[63] >> MEM\_A\_DATA0.[63]  
 5 MEM\_A\_ADD0.[15] >> MEM\_A\_ADD0.[15]

5 MEM\_B\_DATA[0..63] >> MEM\_B\_DATA[0..63]  
 5 MEM\_B\_ADD[0..15] >> MEM\_B\_ADD[0..15]


# Processor DDR Memory Interface

MEM\_B\_DM[0..7] >> MEM\_B\_DM[0..7] 5  
 MEM\_B\_DQS\_H[0..7] >> MEM\_B\_DQS\_H[0..7] 5



LAYOUT: SML TRACE 10 MIL SPACE  
 LAYOUT: PLACE WITHIN 1 INCH OF CPU

VDD\_MEM\_SUS#




MEM\_A\_EVNT\_L << MEM\_A\_EVNT\_L 5  
 MEM\_A\_RESET << MEM\_A\_RESET\_5  
 MEM\_AO\_ODT1 << MEM\_AO\_ODT1 5

## VDD\_VREF\_SUS\_CPU

VDD\_MEM\_SUS

Layout: Place near CPU socket



MEM\_B\_RESET << MEM\_B\_RESET\_5  
 MEM\_BO\_ODT1 << MEM\_BO\_ODT1 5  
 MEM\_B\_EVNT\_L << MEM\_B\_EVNT\_L 5

**JETWAY INFORMATION CO.,LTD.**

File: **CPU\_M2-940 DDR3 MEMORY I/F**

Size: \_\_\_\_\_ Document Number: \_\_\_\_\_


Rev: 1.0

**MCP61JTD3**


Issue: Thursday, April 01, 2010

4 MEM\_A\_ADD[0..15] MEM\_A\_ADD[0..15]
4 MEM\_A\_DM[0..7] MEM\_A\_DM[0..7]


4 MEM\_B\_ADD[0..15] MEM\_B\_ADD[0..15]
4 MEM\_B\_DM[0..7] MEM\_B\_DM[0..7]




CLOSEST DIMM TO CPU CHANNEL "A" LOWER 64 BITS DIMM 1



CHANNEL "B" UPPER 64 BITS DIMM 2




MEM\_A\_DATA[0..63] MEM\_A\_DATA[0..63] 4
MEM\_A\_DQS\_H[0..7] MEM\_A\_DQS\_H[0..7] 4
MEM\_A\_DQS\_L[0..7] MEM\_A\_DQS\_L[0..7] 4
I2C Address = A0



MEM\_B\_DATA[0..63] MEM\_B\_DATA[0..63] 4
MEM\_B\_DQS\_H[0..7] MEM\_B\_DQS\_H[0..7] 4
MEM\_B\_DQS\_L[0..7] MEM\_B\_DQS\_L[0..7] 4
I2C Address = A1

























<http://adf.ly/3o8pJ>









9 PE0\_PRSNTX16- <<< PE0\_PRSNTX16-

9 PE0\_OUT[7..0] >>> PE0\_OUT[7..0]




9 PE0\_OUT[47..0] >>> PE0\_OUT[47..0]

9 PE0\_OUT[15..8] >>> PE0\_OUT[15..8]

9 PE0\_OUT[15..8] >>> PE0\_OUT[15..8]

PCIEX16V-F  
PCL\_EXP\_X16

PLACE CAPS NEAR PEX CONNECTORS



**JETWAY INFORMATION CO.,LTD.**

Title: **PCI-E by 16 & by 1 Slots**

Size: **MCP61JTD3**

Document Number: **MCP61JTD3**










Rev: **1.0**

Date: Thursday, April 01, 2010

Sheet: 15 of 24







JETWAY INFORMATION CO.,LTD.






Title: USB Ports & PATA CONN.

Size: Document Number

Date: Thursday, April 01, 2010 8:58:21 17 of 24

Rev: 1.0 MCP61JTD3

PCI Pull up/down resistor





**JETWAY INFORMATION CO.,LTD.**

Title: **PCI SLOT 1 & 2**

Size: E Document Number: **MCP61JTD3** Rev: 1.0

Date: Thursday, April 01, 2010 Sheet: 18 of 24



**JETWAY INFORMATION CO.,LTD.**

Model: **HD CODEC ALC883**


Part Number: **MCP61JTD3**

Revision: **1.0**

Date: Thursday, April 01, 2010

Sheet: 19 of 24





# MCP650 AUX <http://adf.ly/3o8pJ>

1.2V @ 850mA MAX

2007/09/05  
 DEL:R145,C183  
 ADD:Q35,Q36,

$$VOUT = [(Rout/Rgnd) + 1] * 0.8$$




SIO_GPIO6	SIO_GPIO2	VDIMM	Note:
0	0	1.85V	1: GPIO=output high
0	1	1.95V	
1	0	2.05V	0: GPIO=output low
1	1	2.15V	

**JETWAY INFORMATION CO.,LTD.**

Title: **SYSTEM POWER**




Size: [ ] Document Number: **MCP61JTD3** Rev: 1.0

Date: Thursday, April 01, 2010 Sheet: 21 of 24



POWER CONN DECOUPLING

ATX CONN. NEED BYPASS CAP.



2006/08/03  
 DEL : R328 , R329 , R348 , R349 , R363  
 C453 , C466 , Q34 , Q35 , Q37

