



R53 AMD Comal UMA/Muxless SYSTEM DIAGRAM


Stackup

TOP
GND
IN1
IN2
VCC
BOT






HDT+ Connector for Debug only






VID Override Circuit



PROJECT : R53
Quanta Computer Inc.

Size Custom Document Number **Liano PCIE/UMI/GPP** Rev 1A

Date: Monday, November 14, 2011 Sheet 2 of 44




PROJECT : R53
Quanta Computer Inc.

Size Custom	Document Number Llano DDR3 MEM I/F	Rev 1A
Date: Monday, November 14, 2011	Sheet 3 of 44	

Place caps with APU < 1 inch
route PCIe as 85ohm +/- 10%

DP0 output to
eDP to LVDS converter



DP1 output to Hudson-M2
for VGA translator interface


4/19 HDMI change to DP2 for Comal.

DP2 output to
HDMI connector


note -HDMI P&N can not swap

Note: CLK_APU_HCLKP/N is 100MHZ SSC



Note: CLK_DP_NSSCP/N is 100MHZ non-SSC



Thermal



APU_PROCHOT# can input or output
當Low時CPU會降P-STATE



over 120 degree C= Low

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C


When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C

When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C






When 100K-NTC 100 C=6.164

APU POWER TABLE


PIN NAME	NET NAME	VOLTAGE
VDD	+VCC_CORE	+1.1V
VDDNB	+VDDNB_CORE	??
VDDIO	+1.5VSUS	+1.5V
VDDP	+1.2V_VDDP	+1.2V
VDDR	+1.2V_VDDR	+1.2V
VDDA	+2.5V_VDDA	+2.5V




SI , change to 22u for improve +VDDNB_CORE transient




SI , change to 22u for AMD ACE dynamic test,






25A Maximum IDDNBspike 33A



DECOUPLING between PROCESSOR and DIMMs Across VDDIO and VSS split








If the VSS plane is cut to create a VDDIO plane, ceramic capacitors are connected across the VDDIO and VSS plane split as follows



Trinity APU

<p>PROJECT : R53 Quanta Computer Inc.</p>		
Size Custom	Document Number Llano POWER/GND	Rev 1A
Date: Friday, November 11, 2011	Sheet 5	of 44






GEVENT0# internal pull Hi 8.2K to +3V
 GEVENT1# internal pull Hi 8.2K to +3V
 GEVENT23# internal pull Hi 8.2K to +3V
 GEVENT5# internal pull Hi 8.2K to +3VS5
 PCIE_WAKE# no need to pull Hi resistor from check list


CLK_REQ2# internal pull Hi 8.2K to +3V
 CLK_REQ3# internal pull Hi 8.2K to +3V
 CLK_REQ4# internal pull Hi 8.2K to +3V
 S12 , HP request Image sensor SMBUS reserve to FCH
 This pin is used to power down VGA DAC regulators when CRT no connected

GEVENT16# internal pull Hi 8.2K to +3VS5
 GEVENT15# internal pull Hi 8.2K to +3VS5

To Azalia
 ACZ_SDOUT_R R454 33.4 ACZ_SDOUT_AUDIO 27
 ACZ_SYNC_R R481 33.4 ACZ_SYNC_AUDIO 27
 ACZ_BCLK_R R450 33.4 BIT_CLK_AUDIO 27
 ACZ_RST#_R R479 33.4 ACZ_RST#_AUDIO 27
 ACZ_SDIN0 ACZ_SDIN0 27



Hudson-M2-A13



Place these PICE AC coupling cap close to FCH

SI, PCIE port change from port 2 to port 0


SI, change to 22Ω & 47Ω for Rise/Fall time issue

Pure UMA can remove

Note: CLK_FCH_SRC/P is 100MHZ SSC
Note: CLK_PCIE_TRAVIS/P is 100MHZ non-SSC
Note: CLK_DP_NSSCP/N is 100MHZ non-SSC
Note: CLK_DP_HCLCP/N is 100MHZ SSC
Note: CLK_PCIE_VGAP/N is 100MHZ SSC
Note: GPP_CLK(0

STRAPS PINS

OVERLAP COMMON PADS WHERE POSSIBLE FOR DUAL-OP RESISTORS.



REQUIRED STRAPS

	-----	PCI_CLK1	-----	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	EC_PWM2	CLK_RTC
PULL HIGH	-----	ALLOW PCIE Gen2 DEFAULT	-----	USE DEBUG STRAP	non Fusion CLOCK MODE	AMD internal EC ENABLED	CLKGEN ENABLED DEFAULT	LPC ROM DEFAULT	S5 PLUS MODE ENABLED
PULL LOW	-----	FORCE PCIE Gen1	-----	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE DEFAULT	EC DISABLED DEFAULT	CLKGEN DISABLED	SPI ROM	S5 PLUS MODE DISABLED DEFAULT


DEBUG STRAPS

FCH has 15K Internal Pull Up for PCI_AD[27:23]




	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT

FCH_PWRGD




	PROJECT : R53		
	Quanta Computer Inc.		
	Size Custom	Document Number Hudson-M3 STRAP/PWRGD	Rev 1A
Date: Friday, November 11, 2011 Sheet 10 of 44			






ANX3110 Power Up Sequence









GPIO_0 : Define VAR_BL & BL_EN & DIGON H/W or S/W control power up timing Pull Hi for H/W mode ---chip have defined power up timing Pull Low for S/W mode -- APU through DPRX port to program it



ANALOGIX ANX3110








 PROJECT : R53 Quanta Computer Inc.		
Size Custom	Document Number ANX3110	Rev 1A
Date: Friday, November 11, 2011	Sheet 11 of 44	



13.40 +0.75V_DDR_VTT
 2.3,4,5,13,40,41,44 +1.5VSUS
 +3V

PROJECT : R53
Quanta Computer Inc.



Size Custom Document Number **DDR3 DIMM-0** Rev 1A
 Date: Friday, November 11, 2011 Sheet 12 of 44




PROJECT : R53
Quanta Computer Inc.

Size Custom Document Number **DDR3 DIMM-1** Rev 1A

Date: Friday, November 11, 2011 Sheet 13 of 44



	Chelsea	Thames
Ra	1.69K	n/a
Rb	n/a	1.27K
Rc	1K	2K




PROJECT : R53
Quanta Computer Inc.

Size Custom	Document Number Chelsea_PCIE_Interface	Rev 1A
Date: Monday, November 14, 2011		Sheet 14 of 44

MEM_ID[3:0]	Vendor	Type	Vendor P/N
0000	Hynix- D die	64Mx16 *8, 900Mhz	H5TQ1G63DFR-11C
0001	Micron- G die	64Mx16 *8, 900Mhz	MT41J64M16JT-107G:G
0010	Samsung- G die	64Mx16 *8, 900Mhz	K4W1G1646G-BC11
0011	Hynix- D die	128Mx16 *8, 900Mhz	H5TQ2G63DFR-11C
0100	Micron- D die	128Mx16 *8, 900Mhz	MT41J128M16JA-107G:D
0101	Samsung- C die	128Mx16 *8, 900Mhz	K4W2G1646C-HC11
0111			
1000			
1001			
1010			
1011			
1100			
1101			
1110			
1111			

Thames-XT	PWRCNTL 2	PWRCNTL 1	PWRCNTL 0	VGA CORE
L	0	0	0	1.0V
M	0	0	1	0.9V
H	0	1	0	0.875V
	0	1	1	0.85V
	1	0	0	0.8V
	1	0	1	0.75V



MEM_ID[3:0]	Vendor	Type	Vendor P/N
0000	Hynix- D die	64Mx16 *8, 900Mhz	H5TQ1G63DFR-11C
0001	Micron- G die	64Mx16 *8, 900Mhz	MT41J64M16JT-107G:G
0010	Samsung- G die	64Mx16 *8, 900Mhz	K4W1G1646G-BC11
0011	Hynix- D die	128Mx16 *8, 900Mhz	H5TQ2G63DFR-11C
0100	Micron- D die	128Mx16 *8, 900Mhz	MT41J128M16JA-107G:D
0101	Samsung- C die	128Mx16 *8, 900Mhz	K4W2G1646C-HC11
0111			
1000			
1001			
1010			
1011			
1100			
1101			
1110			
1111			


Thames-XT	PWRCNTL 2	PWRCNTL 1	PWRCNTL 0	VGA CORE
L	0	0	0	1.0V
M	0	0	1	0.9V
H	0	1	0	0.875V
	0	1	1	0.85V
	1	0	0	0.8V
	1	0	1	0.75V

PROJECT : R53
Quanta Computer Inc.

Docu Number: **Chelsea_Main & GND**

Date: **Friday, November 11, 2011** | Sheet: **15** of **44**

Memory Type	
DDR3	27-MHz (± 30 ppm) crystal connected to XTALIN/XTALOUT, or 27-MHz (1.8 V) oscillator connected to XTALIN.
GDDR5	27-MHz (3.3 V) oscillator connected to XO_IN, and 100-MHz (3.3 V) oscillator connected to XO_IN2. (By default, this clock should not be spread since internal spreading is used.)



SI , follow Thames design


Debug only,
for clock observation,
if not needed, DNI

route 50ohms
single-ended/
100ohms diff and keep short


- 14,18,19,44 +1.0V_VGA +1.0V_VGA
- 15,18,19,43 +1.8V_VGA +1.8V_VGA



PROJECT : R53		
Quanta Computer Inc.		
Size Custom	Document Number Chelsea_XTAL	Rev 1A
Date: Monday, November 14, 2011	Sheet 16 of 44	



SI , default setting should be PU from AMD SCH review result




CONFIGURATION STRAPS -- SEE EACH DATABOOK FOR STRAP DETAILS ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET				Default Setting
STRAPS	MLPS	GPIO PIN	DESCRIPTION OF DEFAULT SETTINGS	
MLPS_DISABLE	NA	GPIO_28_FDO	Enable MLPS. NA for Thames/Whistler/Seymour 0: Enable MLPS, disable GPIO PINSTRAP 1: Disable MLPS, enable GPIO PINSTRAP	X
TX_PWRS_ENB	PS_1[4]	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing 1: Full Tx output swing	X
TX_DEEMPH_EN	PS_1[5]	GPIO1	PCIe Transmitter De-emphasis Enable 0: Tx de-emphasis disabled 1: Tx de-emphasis enabled	X
BIF_GEN3_EN_A	PS_1[1]	GPIO2	PCIe Gen3 Enable (NOTE: RESERVED for Thames/Whistler/Seymour) 0: GEN3 not supported at power-on 1: GEN3 supported at power-on	1
BIF_VGA_DIS	PS_2[4]	GPIO9	VGA Control 0: VGA controller capacity enabled 1: VGA controller capacity disabled (for multi-GPU)	0
ROMIDCFG[2:0]	PS_0[3..1]	GPIO[13:11]	Serial ROM type or Memory Aperture Size Select If GPIO22 = 0, defines memory aperture size If GPIO22 = 1, defines ROM type 100 - 512Kbit, M25P05A (ST) 101 - 2Mbit, M25P10A (ST) 101 - 4Mbit, M25B40 (ST) 100 - 512Kbit, Pm25LV512 (Chingis) 101 - 1Mbit, Pm25LV010 (Chingis)	XXX
BIOS_ROM_EN	PS_2[3]	GPIO22	Enable external BIOS ROM device 0: Disabled 1: Enabled	X
AUD[1] AUD[0]	NA NA	HSYNC VSYNC	00 - No audio function 01 - Audio for DP only 11 - Audio for DP and HDMI if dongle is detected HDMI must only be enabled on systems that are legally entitled. It is the responsibility of the system designer to ensure that the system is entitled to support this feature.	XX
CEC_DIS	PS_0[4]	GENLK_VSYNC	Enable CEC function. Reserved for Thames/Whistler/Seymour 0: Disabled 1: Enabled	X
RESERVED RESERVED RESERVED RESERVED	PS_1[3] PS_1[2] NA NA	GENLK_CLK GPIO8 GPIO21 GENERICC	Reserved Reserved Reserved Reserved (for Thames/Whistler/Seymour only)	0 0 0 0
AUD_PORT_CONN_PINSTRAP[2] AUD_PORT_CONN_PINSTRAP[1] AUD_PORT_CONN_PINSTRAP[0]	PS_3[5] PS_3[4] PS_0[5]	NA NA NA	STRAPS TO INDICATE THE NUMBER OF AUDIO CAPABLE DISPLAY OUTPUTS 111 = 0 usable endpoints 110 = 1 usable endpoints 101 = 2 usable endpoints 100 = 3 usable endpoints 011 = 4 usable endpoints 010 = 5 usable endpoints 001 = 6 usable endpoints 000 = all endpoints are usable	XXX

Memory Aperture size

GPIO9 BIOSROM	Memory Aperture	GPIO13 ROMIDCFG2	GPIO12 ROMIDCFG1	GPIO11 ROMIDCFG0
0	128M	0	0	0
0	256M	0	0	1
0	64M	0	1	0
0	32M	0	1	1
0	512M	1	0	0
0	1G	1	0	1
0	2G	1	1	0
0	4G	1	1	1


It is a shared pin strap with CONFIG[2:0] if BIOS_ROM_EN is set to 0.

Power Up/Down Sequence




PROJECT : R53
Quanta Computer Inc.

Size Custom	Document Number Chelsea_LVDS / STRAP	Rev 1A
Date: Friday, November 11, 2011		Sheet 17 of 44



Support BACO Mode



SI, Q12,Q13 change to dual type MOS Q48

PX_EN = 0, for Normal Operation
 PX_EN = 1, for BACO MODE

Note1. 1. No BACO Support :BIF_VDDC shorts with VDDC (Install Ra)


2. BACO Support: Refer to the BACO reference schematics/Application note for detail about BIF_VDDC Rail if BACO is Supported (Uninstall Ra)

PROJECT : R53
 Quanta Computer Inc.

Size Custom Document Number Chelsea_Power & BACO Rev TA
 Date: Monday, November 14, 2011 Sheet 18 of 44







For Thames a dedicated BEAD is required for each DPAB_VDD18, DPCD_VDD18, DPEF_VDD18

For Thames a dedicated BEAD is required for each DPAB_VDD10, DPCD_VDD10, DPEF_VDD10



PROJECT : R53
Quanta Computer Inc.


Size Custom	Document Number Chelsea_DP Powers	Rev 1A
Date: Monday, November 14, 2011		Sheet 19 of 44



PROJECT : R53
Quanta Computer Inc.

Size Custom	Document Number Chelsea_MEM_Interface	Rev 1A
Date: Friday, November 11, 2011	Sheet 20 of 44	


CHANNEL A: 256MB/512MB DDR3



PROJECT : R53
Quanta Computer Inc.

Site Custom	Document Number	Rev
	VRAM-A (DDR3 BGA96)	3A
Date: Friday, November 11, 2011	Sheet 21 of 44	







CHANNEL B: 256MB/512MB DDR3






PROJECT : R53
Quanta Computer Inc.

Site Custom	Document Number	Rev
	VRAM-B (DDR3 BGA96)	3A
Date: Friday, November 11, 2011		Sheet 22 of 44

LID Switch



Coupling CAP.



EMI



SI, change to 0603 size due to old part EOL

SI, EMI reserve for debug





		PROJECT : R53	
		Quanta Computer Inc.	
Size	Document Number	LCD CONN/LID/CAM	
Custom			
Date: Friday, November 11, 2011		Sheet 23	of 44


CRT PORT







SI , change to 68 Ω for Rise/Fall time issue






HOLE




SI2 , update footprint




<p>PROJECT : R53 Quanta Computer Inc.</p>		
Size Custom	Document Number CRT,Hole	Rev 1A
Date: Friday, November 11, 2011	Sheet 24	of 44




Cost down backup solution of HDMI DDC Level Shift




HDMI HPD SENSE







SI , add R537 PU to fix CR can't write issue




SI , PCIE port change from port 2 to port 0




Close to chip pin

Close to chip pin




SI , EMI reserve for debug





SI, add C981 for EMI issue


**SD / MMC
CARD READER**
CN12







CLOSE CONN





 PROJECT : R53 Quanta Computer Inc.			Size	Document Number	Rev
			Custom	Azalia 92HD80	1A
Date:	Friday, November 11, 2011	Sheet	27	of	44








COMPONENT CHOICES:
 The selection of ferrite beads can have a large effect on THD+N, causing failures versus the WLP requirements. At this time, IDT has verified three ferrite beads that will meet the WLP performance requirements:
 Murata: BLM18BD601SN1
 TDK: MMZ1608Y601BTA
 Taiyo Yuden: LF BK 1608HM601-T

PROJECT : R53
 Quanta Computer Inc.

Size Custom	Document Number USB/BT/Audio Jack	Rev 1A
Date: Monday, November 14, 2011		Sheet 28 of 44




For EMI 0 ~ 22 ohm




if ISOLATEB pin pull-low, the LAN chip will not drive it's PCI-E outputs (excluding PCIE_WAKE# pin)

IND SMD 4.7UH +-20% 680MA (CBC2518T4R7M)
CV-4707MZ00

Power trace Layout 寬度 > 60mil
>60mil




Link




PROJECT : R53
Quanta Computer Inc.

Size Custom	Document Number RTL 8105E/RJ45	Rev 1A
Date: Monday, November 14, 2011 Sheet 29 of 44		


POWER BOTTON CONNECT





KEYBOARD Con.



TOUCH PAD Con.




change to +3VSUS close conn




PROJECT : R53 Quanta Computer Inc.		
Size Custom	Document Number KB/SW/TP	Rev 1A
Date: Friday, November 11, 2011	Sheet 30	of 44



CPU FAN





SATA HDD CONNECTOR





SATA ODD CONNECTOR SATA ODD




Mini PCI-E Card 1 WLAN





INTEL WLAN CARD PIN 20 W_DISABLE# have internal pull-up 110k ohm




Accelerometer Sensor






SI2, add for avoid leakage from SUS power



ITE pin 100 , 104 , 106 default can not pull up to +3VPCU it will cause chip into test mode






Smart adapter Type check




Vender	Size	P/N
AMIC	4M	AKE39F-0800
EON	4M	AKE39ZNOQ02
Socket		DFHS08FS023

4M SPI EC ROM



Adapter select




Platform model	GPIO42	adapter
SG/DIS	High	90W
UMA	Low	65W


PROJECT : R53
Quanta Computer Inc.

Size Custom Document Number **EC (KB3926)ROM** Rev 1A

Date: Friday, November 11, 2011 Sheet 33 of 44





- +VA 41
- +VH28 41
- +VAD_1 41
- +3VPCU 4,7,30,33,35
- +5VPCU 4,35,36
- +BATCHG



			PROJECT : R53	
			Quanta Computer Inc.	
Size	Document Number	Rev		
Custom	Charger (BQ24728)	1A		
Date: Friday, November 11, 2011		Sheet	34	of 44

+5 Volt +/- 5%
 Countinue current:4A
 Peak current:6A
 OCP minimum:7.5A



+3.3 Volt +/- 5%
 Countinue current:4A
 Peak current:6A
 OCP minimum:7.5A





	PROJECT : R53	
	Quanta Computer Inc.	
	Size Custom Document Number 3/5VPCU(TPSS1123A) Date: Friday, November 11, 2011	Rev 1A Sheet 35 of 44




CPU CORE Volt
 Countine current:36A
 Peak current:50A
 OCP minimum:60A




VDDNB Volt
 Countine current:25A
 Peak current:33A
 OCP minimum:40A




VDDNB Volt
 Countine current:25A
 Peak current:33A
 OCP minimum:40A



- +5V 8, 18, 24, 25, 26, 27, 30, 31, 32
- +VIN 23, 34, 35, 36, 37, 38, 40, 42, 44
- +1.5V 2, 4, 11, 23, 32, 38
- +1.8V
- +3VS5 3, 4, 6, 8, 9, 10, 12, 33, 35, 36, 42, 44
- +5VS5 27, 28, 30, 35, 36, 37, 38, 39, 40, 42, 43
- +VH28
- +VAD_1 34
- +3VSUS 30, 32
- +12VALW 9, 34, 44
- +1.5VSUS 2, 3, 4, 5, 12, 13, 40, 44
- +3VLANVCC 29


			PROJECT : R53		
			Quanta Computer Inc.		
Size Custom	Document Number Dis-charge IC (GS7502)	Rev 1A			
Date: Friday, November 11, 2011			Sheet 41	of 44	



Symour-XT	PWRCNTL2 (GPIO16)	PWRCNTL1 (GPIO20)	PWRCNTL0 (GPIO15)	V-CORE
L	0	0	0	1.0V
M	0	0	1	0.9V
H	0	1	0	0.875V
	0	1	1	0.85V
	1	0	0	0.8V
	1	0	1	0.75V

PROJECT : R53
Quanta Computer Inc.

Size Custom	Document Number +VGACORE (RT8232AZ)	Rev 1A
Date: Friday, November 11, 2011		Sheet 42 of 44



DB for prevent interference

