




# ZRL BLOCK DIAGRAM

<b>VER : 1A</b>	
BOM P/N	Description
31ZRLMB0000	ZRL MB ASSY (UMA,HR,DC) W/O CPU
31ZRLMB0010	ZRL MB (UMA,HR,DC,SURGE) W/O CPU


<b>CHARGER</b> ISL88731 P27	
<b>3/5V SYS PWR</b> RT8223M P28	
<b>CPU CORE PWR</b> ISL95835 P29	
<b>CPU +1.05V_VTT</b> RT8238A P30	<b>+1.8V</b> HPA00835RTER P33
<b>DDR3 +1.5_SUS</b> RT8207A P31	<b>discharger</b> P33
<b>+VCCSA</b> RT8241DZ P32	<b>Thermal protect</b> P33






Power States

POWER PLANE	VOLTAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
VIN	+10V~+19V	MAIN POWER	ALWAYS	ALWAYS
+VCCRTC	+3V~+3.3V	RTC POWER	ALWAYS	ALWAYS
+3VPCU	+3.3V	EC POWER	ALWAYS	ALWAYS
+5VPCU	+5V	CHARGE PUMP POWER	ALWAYS	ALWAYS
+15V	+15V	CHARGE PUMP POWER	ALWAYS	ALWAYS
+3V_S5	+3.3V	LAN/BT/CIR POWER	S5_ON	S0-S5
+5V_S5	+5V	USB POWER	S5_ON	S0-S5
+5V	+5V	HDD/ODD/Codeo/TP/CRT/HDMI POWER	MAINON	S0
+3V	+3.3V	PCH/GPU/Peripheral component POWER	MAINON	S0
+1.5VSUS	+1.5V	CPU/SODIMM CORE POWER	SUSON	S0-S3
+0.75V_DDR_VTT	+0.75V	SODIMM Termination POWER	MAINON	S0
+VGF_XGX	variation	Internal GPU POWER	GFX_ON	S0
+1.8V	+1.8V	CPU/PCH/Braidwood POWER	MAINON	S0
+1.5V	+1.5V	MINI CARD/NEW CARD POWER	MAINON	S0
+1.1V_VTT	+1.05V or +1.1V	CPU VTT POWER	MAINON	S0
+1.05V	+1.05V	PCH CORE POWER	MAINON	S0
+VCC_CORE	variation	CPU CORE POWER	VRON	S0
LCDVCC	+3.3V	LCD POWER	LVDS_VDDEN	S0
+5V_GPU	+5V	SWITCHABLE PWM IC POWER	dGPU_PWR_EN#	Discrete enable
+GPU_CORE	+0.9V~+1.1V	GPU CORE POWER	+3V_D	Discrete enable
+GPU_IO	+0.9V~+1.1V	GPU I/O POWER	PG_GPUIO_EN	Discrete enable
+1.5V_GPU	+1.5V	VRAM CORE POWER	PG_1.5V_EN	Discrete enable
+1.8V_GPU	+1.8V	GPU_CRE/LVDS/PLL POWER	+1.5V_GPU	Discrete enable
+1V	+1V	DP/PEG POWER	PG_1V_EN	Discrete enable








**Quanta Computer Inc.**  
**PROJECT : ZRL**

Size	Document Number	Rev
	<b>Sandy Bridge 2/4</b>	1A
Date:	Tuesday, June 21, 2011	Sheet 5 of 34






**Processor Strapping**


The CFG signals have a default value of '1' if not terminated on the board.

	1	0
CFG2 (PEG Static Lane Reversal)	Normal Operation	Lane Reversed
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP
CFG7 (PEG Defer Training)	PEG train immediately following xxRESETB de assertion	PEG wait for BIOS training



**CFG[6:5] (PCIe Port Bifurcation Straps)**

- 11: (Default) x16 - Device 1 functions 1 and 2 disabled
- 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled
- 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)
- 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled




**Quanta Computer Inc.**  
PROJECT : ZRL

Size	Document Number	Rev
	<b>Sandy Bridge 4/4</b>	1A
Date: Tuesday, June 21, 2011		Sheet 7 of 34


Cougar Point (DMI, FDI, PM)

U16C




Cougar Point (LVDS, DDI)


U16D



PCH Pull-high/low(CLG)



System PWR\_OK(CLG)



On Die DSW VR Enable

High = Enable (Default)

Low = Disable

**Quanta Computer Inc.**


**PROJECT : ZRL**

Size Document Number **Cougar Point 1/6** Rev 1A


Date: Tuesday, June 21, 2011 Sheet 8 of 34




RTC Circuitry(RTC)




HDA Bus(CLG)




PCH JTAG Debug (CLG)




PCH Dual SPI (CLG) MX25L3205DM2I-12G: AKE39FP0Z00 W25X32VSSIG: AKE39ZPN00



PCH2 (CLG)



Add MOSFET to separate CODEC SYNC signal










PCH Strap Table

Pin Name	Strap description	Sampled	Configuration										
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	+3V_0 R126 *1K_4 SPKR									
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)	R14 *1K_4 PCI_GNT3# [10]									
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	+3V_RTC_0 R331 330K_4 PCH_INVRMEN									
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	<table border="1"> <tr> <th>GNT1#</th> <th>GNT0#</th> <th>Boot Location</th> </tr> <tr> <td>1</td> <td>1</td> <td>SPI *</td> </tr> <tr> <td>0</td> <td>0</td> <td>LPC</td> </tr> </table>	GNT1#	GNT0#	Boot Location	1	1	SPI *	0	0	LPC	+3V_0 R33 *1K_4, R372 *1K_4, R32 *1K_4, R358 *1K_4, BBS_BIT1 [10], BBS_BIT0
GNT1#	GNT0#	Boot Location											
1	1	SPI *											
0	0	LPC											
GPIO19	Boot BIOS Selection 0 [bit-0]	PWROK											
HDA_SDO	Flash Descriptor Security	RSMRST	0 = Override 1 = Default (weak pull-up 20K)	+3V_0 R56 *1K_4, R53 0_4 ACZ_SDOUT_R									
DF_TVS	DMI/FDI Termination voltage	PWROK	0 = Set to Vss 1 = Set to Vcc (weak pull-down 20K)	+1.8V_0 R352 2.2K_4, R351 *1K_4 DF_TVS [11], H_SNB_IVB# [4]									
GPIO28	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (Default)	R109 *1K_4 PLL_ODVR_EN [11]									
HDA_SYNC	On-Die PLL VR Voltage Select	RSMRST	0 = Support by 1.8V (weak pull-down) 1 = Support by 1.5V	+3V_S5_0 R64 1K_4 ACZ_SYNC_CODEC									
GPIO8	Integrated Clock Chip Enable	RSMRST#	Should be pull-down (weak pull-up 20K)										
SPI_MOSI	iTPM function Disable	APWROK	0 = Default (weak pull-down 20K) 1 = Enable										
NV_ALE	Intel Anti-Theft HDD protection	PWROK	0 = Disable (Internal pull-down 20kohm)										


Default weak pull-up on GNT0/1# [Need external pull-down for LPC BIOS]



Cougar Point-M (PCI, USB, NVRAM)













Quanta Computer Inc.  
PROJECT : ZRL  
Cougar Point 3/6  
Date: Tuesday, June 21, 2011 Sheet 10 of 34



	dGPU_PWR_CTRL# (GPIO68)	SKU_ID1 (GPIO64)	SKU_ID0 (GPIO16)	VGA H/W Signal	Setup Menu	
UMA Only	1	0	0	UMA	Hidden	UMA boot
Discrete Only	0 or 1	0	1	GPU	Hidden	GPU boot
Switchable (Mux)	0	1	0	UMA+GPU	DIS/SG	UMA boot
Optimize (Muxless)	0	1	1	UMA	UMA/SG	UMA boot

0 = GPU power is control by PCH GPIO (Discrete, SG or Optimize)  
 1 = GPU power is control by H/W (pure Discrete SKU)




**Quanta Computer Inc.**  
PROJECT : ZRL

Size Document Number  
**Cougar Point 4/6**

Date: Tuesday, June 21, 2011 Sheet 11 of 34




COUGAR POINT (POWER)

Cougar Point-M (POWER)



2/20 del for Pre-E81



IBEX PEAK-M (GND)





**Quanta Computer Inc.**  
PROJECT : ZRL

Size	Document Number	Rev
	<b>Cougar Point 6/6</b>	1A
Date:	Tuesday, June 21, 2011	Sheet 13 of 34

DDR RVS 4H




Place these Caps near So-Dimm0.



**Quanta Computer Inc.**  
**PROJECT : ZRL**


Size	Document Number	Rev
	<b>DDRIII SO-DIMM-0</b>	1A
Date:	Tuesday, June 21, 2011	Sheet 14 of 34



02/23 Remove 0ohm to GND



CAD Note: All VREF traces should have 10 mil trace width

Place these Caps near So-Dimm1.




**Quanta Computer Inc.**  
**PROJECT : ZRL**


Size	Document Number	Rev
	<b>DDR3 SO-DIMM-1</b>	1A
Date:	Tuesday, June 21, 2011	Sheet 15 of 34




LVDS




LCD Power




Backlight Control














EMI





HDMI-detect








<Layout note>  
Close to LAN Chip 1nF reserved for EMI



**TRANSFORMER**



**RJ45 Connector**



Active LED Pin:  
Non-overclocking=>active high

LINK LED Pin:  
SWR mode=>active low  
LDO mode=>active high




**Quanta Computer Inc.**  
PROJECT : ZRL

Size	Document Number	Rev
	<b>LAN AR8158L</b>	1A
Date:	Tuesday, June 21, 2011	Sheet 18 of 34


# MINI-CARD WLAN

+3.3V: 1000mA  
 +3.3Vaux: 330mA  
 +1.5V: 500mA

<http://hobi-elektronika.net>



## EE RETURN-PATH CAPACITORS




**Quanta Computer Inc.**  
 PROJECT : ZRL


Size	Document Number	Rev
Date: Tuesday, June 21, 2011	Sheet 19 of 34	1A


MINI PCI-E card/TV

### MAIN SATA HDD




### ODD (SATA)




		<b>Quanta Computer Inc.</b>	
		PROJECT : ZRL	
Size	Document Number	Rev 1A	
<b>SATA-HDD/ODD/USB-ESATA</b>			
Date:	Tuesday, June 21, 2011	Sheet	20 of 34




MIC




HP




 <b>Quanta Computer Inc.</b> PROJECT : ZRL		Rev 1A
Date: Tuesday, June 21, 2011		Sheet 22 of 34


4 in 1 CARD READER IC (SD,MMC,xD,MS)



CTRL0, CTRL 1 trace length shorter , and surround with GND.




PIN45=Clock input selection  
'1' for 48MHz input [Default,Internal PU]  
'0' for 12MHz input



SD write protect  
1:decided by SDWP[Default]  
0:disable SD write protect

2 IN 1 CARD READER CONN (SD/MMC)




Main	DFHS11FR011
Second	DFHS11FR033




**PROJECT : ZQ5**  
Quanta Computer Inc.


**USB**




**\*BT**



**LED**



**USB/B**



**Quanta Computer Inc.**  
**PROJECT : ZRL**  
**USB/ BT**


Size	Document Number	Rev
		1A

Date: Tuesday, June 21, 2011 Sheet 24 of 34











ISL88731 thermal pad  
tie to Pin12



Add ESD diode base on EC FAB suggestion

		<b>Quanta Computer Inc.</b>
		<b>PROJECT : ZRL</b>
Size	Document Number	Rev
	<b>Charger(ISL88731A)</b>	<b>1A</b>
Date:	Tuesday, June 21, 2011	Sheet 27 of 34

Ven = 7.23V





**+5VPCU**  
 5 Volt +/- 5%  
 TDC : 4.125A  
 PEAK : 5.5A  
 OCP : 6.6A  
 Width : 170mil

**+3VPCU**  
 3.3 Volt +/- 5%  
 TDC : 3.86A  
 PEAK : 5.15A  
 OCP : 6.2A  
 Width : 160mil

**OCP:6.6A**  
 L(ripple current)  
 = $(9-5) \cdot 5 / (2.2 \mu \cdot 0.4 \text{M} \cdot 9)$   
 =2.525A  
 $I_{ocp} = 6.6 - (2.525/2) = 5.34A$   
 $V_{th} = 5.34A \cdot 14 \text{m}\Omega = 0.07472 \text{mV}$   
 $R(lim) = (74.72 \text{mV} \cdot 10) / 10 \mu A$   
 ~74.723K

**OCP:6.2A**  
 L(ripple current)  
 = $(9-3.3) \cdot 3.3 / (2.2 \mu \cdot 0.5 \text{M} \cdot 9)$   
 ~1.9A  
 $I_{ocp} = 6.2 - (1.9/2) = 5.25A$   
 $V_{th} = 5.25A \cdot 14 \text{m}\Omega = 0.0735 \text{mV}$   
 $R(lim) = (73.5 \text{mV} \cdot 10) / 10 \mu A$   
 =73.5K




TDC : 2.25A  
 PEAK : 3A  
 Width : 100mil

TDC : 1.88A  
 PEAK : 2.5A  
 Width : 80mil

TDC : 2.74A  
 PEAK : 3.65A  
 Width : 110mil

TDC : 0.16A  
 PEAK : 0.21A  
 Width : 10mil






+1.05V\_VTT  
 1.05Volt +/- 5%  
 TDC : 10.6A  
 PEAK : 14.1A  
 OCP : 17A  
 Width : 440mil

$T_{on} = (8.8p * 360K * 1.05) / 19 - 0.5 = 179.81ns$   
 $L_{current} = (19 - 1.05) * 179ns / 1uH = 3.228A$   
 $I_{ocp} = 17 - 3.228 / 2 = 15.386A$   
 $V_{cs} = 15.386 * 4.3mohm = 0.06616V$   
 $R_{cs} = 0.06616 / 1u = 66.16Kohm$


$V_{OUT} = (1 + R1/R2) * 0.5$

 <b>Quanta Computer Inc.</b> PROJECT : ZRL		Size
		Document Number
+PCH&VTT (RT8238A)		Rev 1A
Date:	Tuesday, June 21, 2011	Sheet 30 of 34

+0.75V\_DDR\_VTT  
 0.75 Volt +/- 5%  
 TDC : 0.75A  
 PEAK : 1A  
 Width : 40mil

+SMDDR\_VREF  
 0.75 Volt +/- 5%  
 TDC : 0.38A  
 PEAK : 0.5A  
 Width : 20mil

+1.5V\_SUS  
 1 Volt +/- 5%  
 TDC : 10A  
 PEAK : 13A  
 OCP : 15A  
 Width : 400mil



AO1718 R<sub>ds(on)</sub>=3.8~4.3mOhm  
 L(ripple current)  
 =(19-1.5)\*1.5/(1u\*400k\*19)  
 ~3.454A  
 V<sub>trip</sub>= (15-3.454/2)\*4.3mohm=0.05707V  
 RILIM=V<sub>trip</sub>/10u=5.707Kohm


+1.5V  
 1.5 Volt +/- 5%  
 TDC : 0.38A  
 PEAK : 0.5A  
 Width : 20mil

	S3	S5	+1.5VSUS	REF	VTT
S0	1	1	ON	ON	ON
S3	0	1	ON	ON	OFF
S4/S5	0	0	OFF	OFF	OFF

G0	G1	VCCSA
0	0	0.9V
0	1	0.8V
1	0	0.725V
1	1	0.675V

VCCSA_SEL	VCCSA
1	0.8V
0	0.9V

default 0.9V




+VCCSA  
 TDC : 4.5A  
 PEAK : 6A  
 OCP : 7A  
 Width : 180mil

OCP=7A  
 $I_{ripple} = (19 - 0.9) * 0.9 / (2.2u * 300K * 19)$   
 = 1.299A  
 $R_{th} = 14mohm * 8 * (7 - 0.65) / 10uA$   
 = 71.125K  
 Ipeak = 8.299A

**Quanta Computer Inc.**  
 PROJECT : ZRL

Size	Document Number	Rev
	<b>+VCCSA</b>	1A
Date:	Tuesday, June 21, 2011	Sheet 32 of 34





For EC control thermal protection (output 3.3V)

