


SYSTEM PAGE REF.

# UX31A2 SCHEMATIC Revision R2.0

## BLOCK DIAGRAM

PAGE	Content
1	Block Diagram
2	System Setting
3	CPU(1)_DMI, PEG, FDI, CLK, MISC
4	CPU(2)_DDR3
5	CPU(3)_CFG, RSVD, GND
6	CPU(4)_PWR
7	CPU(5)_XDP
13	DDR3 TERMINATION
14	DDR3 ON-BOARD_A
15	DDR3 ON-BOARD_B
19	DDR3 CA_DQ VOLTAGE
20	PCH_SATA, IHDA, RTC, LPC
21	PCH_PCIE, CLK, SMB, PEG
22	PCH_FDI, DMI, SYS_PWR
23	PCH_DP, LVDS, CRT
24	PCH_PCI, NVRAM, USB
25	PCH_CPU, GPIO, MISC
26	PCH_POWER, GND
27	PCH_POWER, GND
28	PCH_SPI ROM, OTH
29	****
30	EC_IT8572_BGA
31	EC_KB_TP_TPM
32	RST_Reset Circuit
38	AUD_SPK-R-CONN
44	BUG_Debug
45	LCD_Panel_CMOS_DMIC
46	CRT_D-Sub
48	HDMI_type D
50	FAN_Fan & Sensor
51	MiniCard_SSD
53	MiniCard_Wlan & BT
56	LED_Indicator
57	DSG_Discharge
58	PW_PROTECT
60	DC_DC & BAT Conn.
63	B TO B CONN
65	ME_Conn & Skew Hole
68	USB3.0 FRESCO FL1009
69	USB3.0_One Port
70	EC_PWR_SW

80	PW_VCORE(RT8168B)
81	PW_SYSTEM(RT8239B)
82	PW_I/O_VCCP(TPS51317)
83	PW_I/O_DDR(RT8207M)
84	PW_+1.8VS(RT8015B)
87	PW_+0.8VS(RT8015B)
88	PW_CHARGER(BQ24725)
91	PW_LOAD SWITCH



# PCH\_CPT GPIO

PCH_IBEX GPIO	Use As	Signal Name	Int.& Ext Pull up/down	Power
GPIO 00	Native	NC_TP	EXT PU 1K	+3VS
GPIO 01	GPI	EXT_SMI#	INT PU 20K, EXT PU 10K	+3VS
GPIO 02	Native	NC_TP	EXT PU 10K	+3VS
GPIO 03	GPI	SATA_ODD_DA#	EXT PU 10K	+5VS
GPIO 04	GPI	PCB_ID0	EXT PD 10K	
GPIO 05	GPI	PCB_ID1	EXT PD 10K	
GPIO 06	Native	TMD5_HDMI_HPD	INT PU 20K, EXT PU 10K	+3VS
GPIO 07	GPI	USB3_SMI#	INT PU 20K, EXT PU 10K	+3VS
GPIO 08	Strapping	ICC_EN#		
GPIO 09	Native	EXT_SCI#	EXT PU 10K	+3VSUS
GPIO 10	Native	OC#6	EXT PU 10K	+3VSUS
GPIO 11	GPI	EXT_SCI#	EXT PU 10K	+3VSUS
GPIO 12	GPO			
GPIO 13	Native	HDA_DOCK_RST#		
GPIO 14	Native	OC#7	EXT PU 10K	+3VSUS
GPIO 15	GPO	BT_LED	INT PU 20K, EXT PU 10K	+3VSUS
GPIO 16	Native	SATA_DET#4	EXT PU 10K	+3VS
GPIO 17	GPI		INT PU 20K, EXT PD 10K	
GPIO 18	Native	CLK_REQ1#	EXT PU 10K	+3VS
GPIO 19	Native	SATA1GP	INT PU 20K, EXT PU 10K	+3VS
GPIO 20	Native	CLK_REQ2#	EXT PU 10K	+3VS
GPIO 21	Native	SATA0GP	EXT PU 10K	+3VS
GPIO 22	GPO	WLAN_LED	EXT PU 10K	+3VS
GPIO 23	Native	LPC_DRQ#1	INT PU 20K	
GPIO 24	GPO		EXT PU 10K	+3VSUS
GPIO 25	Native	CLKREQ_USB3#	EXT PU 10K	+3VSUS
GPIO 26	Native	CLK_REQ4#	EXT PU 10K	+3VSUS
GPIO 27	Native	DSW_WAKE#	INT PU 20K	
GPIO 28	Strapping	WLAN_ON#	INT PU 20K	+3VSUS
GPIO 29	Native	SLP_LAN#	EXT PU 10K	+3VSUS
GPIO 30	Native	ME_SusPwrDnAck	EXT PU 10K	+3VSUS
GPIO 31	Native	ME_AC_PRESENT_PCH	INT PU 20K, EXT PU 10K	+VCCPDSW
GPIO 32	Native	PM_CLKRUN#	EXT PU 10K	+3VS
GPIO 33	Native	HDA_DOCK_EN#		
GPIO 34	Native	STP_PCI#	EXT PU 10K	+3VS
GPIO 35	GPO	GPIO35_PCH		
GPIO 36	Native	DMI_OVRVLITG	INT PD 20K, EXT PU 20K	+3VS
GPIO 37	Native	FDI_OVRVLITG	INT PD 20K, EXT PD 10K	
GPIO 38	Native	MFG_MODE	EXT PU 10K	+3VS
GPIO 39	Native	GFX_CRB_DET	EXT PU 10K	+3VS
GPIO 40	Native	OC#1	EXT PU 10K	+3VSUS
GPIO 41	Native	DIMM_SELO	EXT PU 10K	+3VSUS
GPIO 42	Native	DIMM_SEL1	EXT PU 10K	+3VSUS
GPIO 43	Native	DIMM_SEL2	EXT PU 10K	+3VSUS
GPIO 44	Native	CLKREQ_GLAN#	INT PU 20K, EXT PU 10K	+3VSUS
GPIO 45	Native	CLK_REQ6#	EXT PU 10K	+3VSUS
GPIO 46	Native	CLK_REQ7#	INT PU 20K, EXT PU 10K	+3VSUS
GPIO 47	Native	CLK_PEGA_REQ#	EXT PU 1K	+3VSUS
GPIO 48	GPI	TEST_SET_UP	EXT PU 10K	+3VS
GPIO 49	GPI	SATA_DET#5	EXT PU 10K	+3VS
GPIO 50	GPO	GPU_RST#	EXT PD 10K	
GPIO 51	Strapping	PCI_GNT1#	INT PU 20K, EXT PU 10K	+3VS
GPIO 52	Native	PCI_REQ#2	EXT PU 10K	+3VS
GPIO 53	Native	DGPU_PWM_SELECT#	INT PU 20K	
GPIO 54	GPO	DGPU_PWR_EN#	EXT PD 1K	
GPIO 55	Strapping	STP_Al60VR	INT PU 20K, EXT PD 1K	
GPIO 56	Native	CLK_PEGB_REQ#	EXT PU 10K	+3VSUS
GPIO 57	GPO	BT_ON	EXT PD 100K	
GPIO 58	Native	SML1_CLK	EXT PU 2.2K	+3VSUS
GPIO 59	Native	OC#0	EXT PU 10K	+3VSUS
GPIO 60	GPO	DRAMRST_PCH	EXT PU 2.2K	+3VSUS
GPIO 61	Native	PM_SUS_STAT#		
GPIO 62	Native	SUS_CLK#		
GPIO 63	Native	SLP_S5#		
GPIO[66:64]	Native	CLK_OUT[2:0]	INT PD 20K	
GPIO 67	Native		INT PD 20K	
GPIO 68	GPO	NC_TP	INT PU 20K	
GPIO 69	GPI	NC_TP	INT PU 20K, EXT PD 1K	
GPIO[71:70]	Native	NC_TP	INT PU 20K, EXT PU 1K	+3VS
GPIO 72	Native	PM_BATLOW#	INT PU 20K, EXT PU 10K	+3VSUS
GPIO 73	Native	CLK_REQ0#	EXT PU 10K	+3VSUS
GPIO 74	Native	PCHHOT#	EXT PU 10K	+3VSUS
GPIO 75	Native	SML1_DATA	EXT PU 2.2K	+3VSUS

# EC IT8572 GPIO

EC GPIO	Use As	Signal Name
GPA0	0	PWR_LED#
GPA1	0	
GPA2	0	CHG_FULL_LED#
GPA3	0	
GPA4	0	
GPA5	0	FAN_PWM
GPA6	0	-
GPA7	0	KB_LED_PWM
GPB0	0	ME_AC_PRESENT
GPB1	0	
GPB2	0	+3VA_ON
GPB3	IO	SMB0_CLK
GPB4	IO	SMB0_DAT
GPB5	0	A20GATE
GPB6	0	RCIN#
GPB7	0	PM_RSMRST#
GPC0		
GPC1	IO	SMB1_CLK
GPC2	IO	SMB1_DAT
GPC3	0	PM_PWRBTN#
GPC4	I	AC_IN_OC#
GPC5		
GPC6	I	BAT1_IN_OC#
GPC7		
GPD0	I	PWRLIMIT#_EC
GPD1	0	CAP_LED#
GPD2	I	BUF_PLT_RST#
GPD3	0	EXT_SCI#
GPD4	0	EXT_SMI#
GPD5	0	OP_SD#
GPD6	I	FANO_TACH
GPD7		-
GPE0	0	SUSC_EC#
GPE1		
GPE2	0	1.5V_ON
GPE3	0	BIOS_WP#
GPE4	I	PWR_SW#
GPE5	I	PM_SUSC#
GPE6	I	LID_SW_EC#
GPE7		
GPF0	0	PM_SYSPWROK
GPF1	0	3VSUS_ON
GPF2		-
GPF3	0	USB_CHARGE_ON#
GPF4	IO	TP_CLK
GPF5	IO	TP_DAT
GPF6	I	PECI_EC
GPF7	0	PCH_SPI_OV
GPG0	I	ME_SusPwrDnAck
GPG1	I	PM_SUSB#
GPG2		
GPG6		-
GPH0	IO	PM_CLKRUN#
GPH1	0	THRO_CPU#
GPH2	0	LCD_BACKOFF#
GPH3	0	SUSB_EC#
GPH4	0	USB_CHARGE_VBUS_EC
GPH5		
GPH6	I	5VSUS_PWRGD
GPI0	I	Light_Sensor_AD
GPI1	I	SUS_PWRGD
GPI2	I	ALL_SYSTEM_PWRGD
GPI3	I	CORE_PWRGD
GPI4		-
GPI5		-
GPI6		-
GPI7	I	Adaptor_Sense
GPJ0	0	
GPJ1	0	PM_PWROK
GPJ2	0	
GPJ3	0	
GPJ4	0	5VSUS_PWRON
GPJ5	0	DRAMRST_EC

## Design IP Source: N53S

### SM\_Bus ADDRESS :

PCH Master	
SM-Bus Device	SM-Bus Address
EC Master (SMB1)	
SM-Bus Device	SM-Bus Address
DIMM TEMP.	9Ah
CPU Thermal Sensor	90h

### PCI Express

PCIE 1	
PCIE 2	Minicard WLAN
PCIE 3	
PCIE 4	USB 3.0
PCIE 5	
PCIE 6	
PCIE 7	
PCIE 8	

### USB Port

USB 0	USB 3.0 Port
USB 1	USB Port 1
USB 2	Touch Panel
USB 3	Card Reader
USB 4	CMOS Camera
USB 5	Bluetooth
USB 6	
USB 7	
USB 8	
USB 9	
USB 10	
USB 11	
USB 12	
USB 13	

### SATA Port

SATA 0	SATA SSD
SATA 1	
SATA 2	
SATA 4	

### Device Identification



CPU Thermal Sensor		
1st	06G023123010	NCT7717U
2nd		
Memory Thermal Sensor		
1st	06G023048020	G781-1
2nd		

**FDI disable: (For discrete graphic)**

1. NC;
2. Pull-down to GND via 1KΩ ± 5% resistor:  
FDI\_TX[0-7], FDI\_TX[0-7], VCC\_AXGSENSE, VSS\_AXGSENSE
3. Connected to GND:  
VCCAXG
4. Can be connected to GND directly:  
DPLL\_REF\_CLK, DPLL\_REF\_CLK#
5. Connect to +V1.05S rail:  
VCCFDPLL


**eDP disable/Enable**

- 3FG[4]:
- Enable: Mount R0503, R0303=1K
  - Disable: un-mount R0503, R0303=10Kohm









Huron River PCIe support 2.5 GT/s, 5 GT/s and 8 GT/s

- PCIe AC Coupling Capacitors:
1. 436735 P02 Page 39, 75pF-200pF
  2. 431433 BHERALD LAKE Schematic 220nF
  3. 436735 P02 Page 41, 180pF-245pF




connected 43pF close to the IMVP


The maximum rise/fall time of UNCOREPWROOD is 20 ns.



DRAM RESET



**ASUS** Title: CPU\_DDR3  
 ASUSTek COMPUTER INC. NBS Engineer: shihhsien\_yang  
 Project Name: UX31A2  
 Size: C Rev: R2.0  
 Date: London, March 27, 2012 Sheet: 4 of 99




**CFG strapping information:**

**CFG[2]: PEG Static Lane Reversal (For the 16X)**  
 - 1: (Default) Normal Operation; Lane # definition matches socket pin map definition  
 - 0: Lane Reversed




**CFG[4]: Display Port Presence Strap**  
 - 1: (Default) Disable; No Physical Display Port attached to Embedded Display Port  
 - 0: Enable; An external Display Port device is connected to the Embedded Display port

**CFG[6:5]: PCIe Port Bifurcation Straps**  
 - 11: (Default) X16 - Device 1 functions 1 and 2 disable  
 - 10: X8, X8 - Device 1 function 1 enabled; Function 2 disable  
 - 01: Reserved - (Device 1 Function 1 disable ; Function 2 enable  
 - 00: X8, X4 X4 - Device 1 function 1 and 2 enable





**CFG[7]: Defer Training**  
 - 1: (Default) PEG Train immediately following xxRESETB de assertion  
 - 0: PEG Wait for BIOS for training



ER-014





此頁全放TOP side




Please mount J0701, R0701-R0705 and RNX0702 for debug on SR and ER

Place near J0701







		<b>Title :</b> NB ****	
ASUSTeK COMPUTER INC. NB1		<b>Engineer:</b> shihhsien_yang	
Size	Project Name	Rev	
Custom	UX31A2	R2.0	
Date: Tuesday, March 27, 2012		Sheet	8 of 99




**Main Board**

		<b>Title :</b> NB ****
ASUSTeK COMPUTER INC. NB1		<b>Engineer:</b> shihhsien_yang
Size	Project Name	Rev
Custom	UX31A2	R2.0
Date: Tuesday, March 27, 2012		Sheet 9 of 99


**Main Board**







		<b>Title :</b> NB_****
ASUSTeK COMPUTER INC. NB1		<b>Engineer:</b> shihhsien_yang
Size	Project Name	Rev
Custom	<b>UX31A2</b>	R2.0
Date: Tuesday, March 27, 2012		Sheet 10 of 99

**Main Board**


		<b>Title :</b> NB_****
ASUSTeK COMPUTER INC. NB1		<b>Engineer:</b> shihhsien_yang
Size	Project Name	Rev
Custom	<b>UX31A2</b>	R2.0
Date: Tuesday, March 27, 2012		Sheet 11 of 99

**Main Board**

















		<b>Title :</b> NB_****	
ASUSTeK COMPUTER INC. NB1		<b>Engineer:</b> shihhsien_yang	
Size	Project Name	Rev	
Custom	UX31A2	R2.0	
Date: Tuesday, March 27, 2012		Sheet	12 of 99















ER-022




check here










		<b>Title : DDR3_TERMINATION_B</b>	
ASUSTek COMPUTER INC.		Engineer: shihhsien_yang	
Size	Project Name	Rev	
C	UX31A2	R2.0	
Date: Tuesday, March 27, 2012		Sheet	16 of 30







		<b>Title : DDR3_ON-BOARD B_L32</b>	
ASUSTek COMPUTER INC.		Engineer: shihhsien yang	
Size	Project Name	Rev	
C	UX31A2	R2.0	
Date: Tuesday, March 27, 2012		Sheet	17 of 30



		<b>Title : DDR3_ON-BOARD B_H32</b>	
ASUSTek COMPUTER INC.		Engineer: shihhsien yang	
Size	Project Name	Rev	
C	UX31A2	R2.0	
Date: Tuesday, March 27, 2012		Sheet 18 of 99	


## DDR3 Vref

Intel Document Number: 400755




R3.0. Item 96,  
Payne. 110905.



CMOS Settings	JRST2001
Clear CMOS	Shunt
Keep CMOS	Open (Default)
TPM Settings	JRST2002
Clear ME RTC Registers	Shunt
Keep ME RTC Registers	Open (Default)




### HD Audio



### RTC Battery






### JTAG







### For PU/PD

### Boundary Scan TP (PCH)





PCH CLKREQ Setting:



Check BIOS Programmable output clock


SUSACK#:  
SUSACK# and SUSWRN# can be tied together if EC does not want to involve in handshake mechanism for the Deep Sleep state entry and exit.

APWROK:  
For platform not supporting iAMT it can be connected to PWROK.

SUSPWRDNACK (PCH to EC):  
This pin requires a pull-up to +3VSUS. Platforms are not expected to use this signal when the PCH's Deep S4/S5 feature is used.

SUSWRN# (PCH to EC):  
This pin asserts low when PCH is planning to enter the DeepSx power state and remove Suspend power(using SLP\_SUS#)

Entry Into Deep S4/S5  
A combination of condition is required for entry into Deep S4/S5 All of the following must be met:  
-Intel ME in Mof.  
-AND either "a" or "b"(EDS R0.7v1 p.186).



DSWVRMEN:  
High -> DSW On-Die VR Enable  
Low -> DSW On-Die VR disable




DPWROK:  
This input is tied together with RSMRST# in platforms that do not support DeepSx  
VCCDSW stable to DPWROK assertion is 10ms (min)

4/23 Delete R2222, R2228, U2201, R2230, R2233, C2201 and D2203, Deeper sleeper要那掉


CHECK PULL-UP OR DOWN

**Power failure solution (S0-->G3,S5-->G3):**


PM\_PWRROK,PM\_RSMRST#: previous platform solution.  
ME\_PWRROK,ME\_AC\_PRESENT: reserved for test.



**For PU/PD**




**Boundary Scan TP (PCH)**



PORT	STRAP	ENABLE PORT	DISABLE PORT
LVDS	L_DDC_DATA	Pull up to 3.3 (V) with 2.2k Ohm	NC
PORT B	SDVO_CTRLCLK		
PORT C	DDPC_CTRLCLK		
PORT D	DDPD_CTRLCLK		

DG P.105,168



PULL UP 2.2Kohm@CONNECTOR SIDE

Tacoma Pass (NVRAM) Disabling and termination guidelines (DG R0.7 p.322)  
 If the Tacoma Pass interface is not used,  
 the interface signals, including NV\_ROMP,  
 can be left as No connects with few exceptions.  
 VccpBAND, NV\_ALE, NV\_CLE

DMI & FDI Termination Voltage




NV_CLE	LOW : Set to Vss
CRB	HIGH : Set to Vcc

ER-018




USB2.0		USB 3.0	
0	USB 3.0 Port	1	USB 3.0 Port
1	USB 2.0 Port (Debug)	2	USB 3.0 Port
2		3	
3		4	
4	Camera		
5	WiFi/ WiMax/ Blue Tooth		
6			
7			
8	Touch Panel		
9	Card Reader		
10			
11			
12			
13			

ER-031



ER-030



Boot BIOS Strap : GNT1#, SATA1GP

Boot BIOS Strap	SATA1GP/BSB3	Boot BIOS Location
GNT1#BSB3	SATA1GP/BSB3	Reserved
0	1	Reserved
1	0	PCI
1	1	SPT (PCR)
0	0	LPC


Sampled on rising edge of PWROK.

Default  
PU 20K  
OHM

GNT3#: A16 swap override Strap/ Top-Block swap override jumper




Low=Enabled A16 swap override/ Top-Block swap override
High=Default







U37 3/11 015

All Beads : 0603 !!



PCH ICC Description	
+VTT	4.68A
+1.5V/S	0.147A
+1.8V/S	0.19A
+3V/S	0.355A
+3V/SUS	0.1A






PCH TDP is 3.9W

VCCACLK, VCCALPCLK, VCCAPLDR12, VCCAPD1PL, VCCAPLISATA can be left not connect in on-die v3 enable mode

0801


AVD	VSS159	VSS159	J183
AVD	VSS160	VSS160	J184
AVD	VSS161	VSS161	J185
AVD	VSS162	VSS162	J186
B1A	VSS164	VSS164	J188
B1A	VSS165	VSS165	J189
B1A	VSS166	VSS166	J190
B1A	VSS167	VSS167	J191
B1A	VSS168	VSS168	J192
B1A	VSS169	VSS169	J193
B1A	VSS170	VSS170	J194
B1A	VSS171	VSS171	J195
B1A	VSS172	VSS172	J196
B1A	VSS173	VSS173	J197
B1A	VSS174	VSS174	J198
B1A	VSS175	VSS175	J199
B1A	VSS176	VSS176	J200
B1A	VSS177	VSS177	J201
B1A	VSS178	VSS178	J202
B1A	VSS179	VSS179	J203
B1A	VSS180	VSS180	J204
B1A	VSS181	VSS181	J205
B1A	VSS182	VSS182	J206
B1A	VSS183	VSS183	J207
B1A	VSS184	VSS184	J208
B1A	VSS185	VSS185	J209
B1A	VSS186	VSS186	J210
B1A	VSS187	VSS187	J211
B1A	VSS188	VSS188	J212
B1A	VSS189	VSS189	J213
B1A	VSS190	VSS190	J214
B1A	VSS191	VSS191	J215
B1A	VSS192	VSS192	J216
B1A	VSS193	VSS193	J217
B1A	VSS194	VSS194	J218
B1A	VSS195	VSS195	J219
B1A	VSS196	VSS196	J220
B1A	VSS197	VSS197	J221
B1A	VSS198	VSS198	J222
B1A	VSS199	VSS199	J223
B1A	VSS200	VSS200	J224
B1A	VSS201	VSS201	J225
B1A	VSS202	VSS202	J226
B1A	VSS203	VSS203	J227
B1A	VSS204	VSS204	J228
B1A	VSS205	VSS205	J229
B1A	VSS206	VSS206	J230
B1A	VSS207	VSS207	J231
B1A	VSS208	VSS208	J232
B1A	VSS209	VSS209	J233
B1A	VSS210	VSS210	J234
B1A	VSS211	VSS211	J235
B1A	VSS212	VSS212	J236
B1A	VSS213	VSS213	J237
B1A	VSS214	VSS214	J238
B1A	VSS215	VSS215	J239
B1A	VSS216	VSS216	J240
B1A	VSS217	VSS217	J241
B1A	VSS218	VSS218	J242
B1A	VSS219	VSS219	J243
B1A	VSS220	VSS220	J244
B1A	VSS221	VSS221	J245
B1A	VSS222	VSS222	J246
B1A	VSS223	VSS223	J247
B1A	VSS224	VSS224	J248
B1A	VSS225	VSS225	J249
B1A	VSS226	VSS226	J250
B1A	VSS227	VSS227	J251
B1A	VSS228	VSS228	J252
B1A	VSS229	VSS229	J253
B1A	VSS230	VSS230	J254
B1A	VSS231	VSS231	J255
B1A	VSS232	VSS232	J256
B1A	VSS233	VSS233	J257
B1A	VSS234	VSS234	J258
B1A	VSS235	VSS235	J259
B1A	VSS236	VSS236	J260
B1A	VSS237	VSS237	J261
B1A	VSS238	VSS238	J262
B1A	VSS239	VSS239	J263
B1A	VSS240	VSS240	J264
B1A	VSS241	VSS241	J265
B1A	VSS242	VSS242	J266
B1A	VSS243	VSS243	J267
B1A	VSS244	VSS244	J268
B1A	VSS245	VSS245	J269
B1A	VSS246	VSS246	J270
B1A	VSS247	VSS247	J271
B1A	VSS248	VSS248	J272
B1A	VSS249	VSS249	J273
B1A	VSS250	VSS250	J274
B1A	VSS251	VSS251	J275
B1A	VSS252	VSS252	J276
B1A	VSS253	VSS253	J277
B1A	VSS254	VSS254	J278
B1A	VSS255	VSS255	J279
B1A	VSS256	VSS256	J280
B1A	VSS257	VSS257	J281
B1A	VSS258	VSS258	J282
B1A	VSS259	VSS259	J283
B1A	VSS260	VSS260	J284
B1A	VSS261	VSS261	J285
B1A	VSS262	VSS262	J286
B1A	VSS263	VSS263	J287
B1A	VSS264	VSS264	J288
B1A	VSS265	VSS265	J289
B1A	VSS266	VSS266	J290
B1A	VSS267	VSS267	J291
B1A	VSS268	VSS268	J292
B1A	VSS269	VSS269	J293
B1A	VSS270	VSS270	J294
B1A	VSS271	VSS271	J295
B1A	VSS272	VSS272	J296
B1A	VSS273	VSS273	J297
B1A	VSS274	VSS274	J298
B1A	VSS275	VSS275	J299
B1A	VSS276	VSS276	J300
B1A	VSS277	VSS277	J301
B1A	VSS278	VSS278	J302
B1A	VSS279	VSS279	J303
B1A	VSS280	VSS280	J304
B1A	VSS281	VSS281	J305
B1A	VSS282	VSS282	J306
B1A	VSS283	VSS283	J307
B1A	VSS284	VSS284	J308
B1A	VSS285	VSS285	J309
B1A	VSS286	VSS286	J310
B1A	VSS287	VSS287	J311
B1A	VSS288	VSS288	J312
B1A	VSS289	VSS289	J313
B1A	VSS290	VSS290	J314
B1A	VSS291	VSS291	J315
B1A	VSS292	VSS292	J316
B1A	VSS293	VSS293	J317
B1A	VSS294	VSS294	J318
B1A	VSS295	VSS295	J319
B1A	VSS296	VSS296	J320
B1A	VSS297	VSS297	J321
B1A	VSS298	VSS298	J322
B1A	VSS299	VSS299	J323
B1A	VSS300	VSS300	J324



# PCH SPI ROM



05/12 delete +3VA


Remove SPI FLASH TOOL CON











ER-016

ER-025





		<b>Title :</b> CLK_IC9LR3161	
ASUSTek COMPUTER INC. NBS		Engineer: shihhsien_yang	
Size	Project Name	Rev	
C	UX31A2	R2.0	
Date: Tuesday, March 27, 2012		Sheet 24 of 30	




# Keyboard



## BL\_CON

ER-003

Keyboard



PR-009



# ClickPad Schematic


## BOM Note

Normal TP option -> /PS2TP  
 ELAN SMBUS TP option  
 Synaptics SMBUS TP option


click pad option is for win8 requirement Function

PR-005


## T/P




# TPM




ER-036




PR-010




Thermal Policy




battery embedded (press pwr\_sw 10sec, then reset ec)









		<b>Title :</b> LAN***	
ASUSTek COMPUTER INC. NBS		Engineer: <i>shihhsien_yang</i>	
Size	Project Name	Rev	
C	UX31A2	R2.0	
Date: Tuesday, March 27, 2012		Sheet 33 of 99	




		<b>Title :</b> LAN***	
ASUSTek COMPUTER INC. NBS		Engineer: <i>shihhsien_yang</i>	
Size	Project Name	Rev	
C	<b>UX31A2</b>	R2.0	
Date: Tuesday, March 27, 2012		Sheet	34 of 99





		Title : ****	
ASUSTeK COMPUTER INC. NB1		Engineer: <i>shihhsien_yang</i>	
Size	Project Name	Rev	
Custom	UX31A2	R2.0	
Date: Tuesday, March 27, 2012		Sheet	35 of 99





<Variant Name>

		<b>Title :</b> AUD-****
ASUSTek COMPUTER INC		<b>Engineer:</b> shihhsien_yang
Size	Project Name	Rev
Custom	UX31A2	R2.0
Date: Tuesday, March 27, 2012		Sheet 36 of 99



		<b>Title :</b> AUD-****	
ASUSTek COMPUTER INC		Engineer: <i>shihhsien_yang</i>	
Size	Project Name		Rev
Custom	UX31A2		R12.0
Date:	Tuesday, March 27, 2012	Sheet	37 of 99





		<b>Title :</b> AUD-****	
ASUSTek COMPUTER INC. NBS		Engineer: <i>shihhsien_yang</i>	
Size	Project Name	Rev	
C	<b>UX31A2</b>	R2.0	
Date: Tuesday, March 27, 2012		Sheet 39 of 99	

5	4	3	2	1
5	4	3	2	1

D

D

C


C

B


B

A


A

		Title : CB-****
ASUSTeK COMPUTER INC. NB6		Engineer: <i>shihhsien_yang</i>
Size A	Project Name <b>UX31A2</b>	Rev R2.0
Date: <u>Tuesday, March 27, 2012</u>		Sheet <u>40</u> of <u>99</u>







		Title :CB-****	
ASUSTek COMPUTER INC. N66		Engineer: shihhsien_yang	
Size	Project Name	Rev	
C	UX31A2	R2.0	
Date: Tuesday, March 27, 2012		Sheet 41 of 98	




-Variant Name-		Title :CB-****	
ASUSTek COMPUTER INC.		Engineer: shihhsien_yang	
Size	Project Name	Rev	
C	UX31A2	R2.0	
Date: Tuesday, March 27, 2012		Sheet 42 of 99	

















-Variant Name-		
		Title :CB-****
ASUSTek COMPUTER INC.		Engineer: shihhsien_yang
Size	Project Name	Rev
C	UX31A2	R2.0
Date: London, March 27, 2012		
Sheet 43 of 99		

LPC Debug Port





PR-013







**ER-004**  
UX31EP 004 12/21










**Close to CONNECTOR**


Near CON J4801

**ER-022**






Main Board

		Title : TV <sup>****</sup>	
ASUSTek COMPUTER INC. NEM		Engineer: shihhsien_yang	
Size C	Project Name <b>UX31A2</b>	Rev R2.0	
Date: Tuesday, March 27, 2012		Sheet 49 of 99	

### CPU Thermal Sensor





Route CPU\_THRM\_DA , CPU\_THRM\_DC and on the same layer

-----OTHER SIGNALS  
 10 mils  
 =====GND  
 10 mils  
 =====H\_THERMDA(10 mils)  
 10 mils  
 =====H\_THERMDC(10 mils)  
 10 mils  
 =====GND  
 10 mils  
 -----OTHER SIGNALS

Avoid FSB,Power

### DC FAN Control






ER-026

PCH Tx to SSD Rx

PCH Rx to SSD Tx






ER-034



ER-022

<b>ASUS</b>		<b>Title : MiniCard_SSD</b>	
ASUSTeK COMPUTER INC. NB4		Engineer: shihhsien_yang	
Size B	Project Name <b>UX31A2</b>	Rev R2.0	
Date: Friday, May 18, 2012		Sheet	51 of 99






ER-022




**Main Board**

		<b>Title :</b> SIO *****	
ASUSTek COMPUTER INC. N84		<b>Engineer:</b> shihhsien_yang	
<b>Size</b>	<b>Project Name</b>	<b>Rev</b>	
C	UX31A2	R2.0	
<b>Date:</b> Tuesday, March 27, 2012		<b>Sheet</b> 55	<b>of</b> 99


CAPS\_LOCK LED



For Charge LED  
Close J6001




WireLess/BT LED




WirelessLAN & Bluetooth Status LED

PWR LED




ER-017




PR-003


LID SW (no TouchPanel)




LID SW (for TouchPanel)









4/20 Stuff R5710 and R5711







Main Board

		Title : DJ_****	
ASUSTek COMPUTER INC. NEM		Engineer: shihhsien_yang	
Size	Project Name	Rev	
C	UX31A2	R2.0	
Date: Tuesday, March 27, 2012		Sheet 59 of 99	


**ER-015**



**Battery Connector**








		<b>Title : BT</b>	
ASUSTeK COMPUTER INC. NB1		Engineer: <i>shihhsien_yang</i>	
Size	Project Name	Rev	
Custom	<b>UX31A2</b>	R2.0	
Date: Tuesday, March 27, 2012		Sheet	61 of 99

Main Board


		Title :	
ASUSTeK COMPUTER INC. NEM		Engineer: shihhsien yang	
Size	Project Name	Rev	
C	UX31A2	R12.0	
Date: Tuesday, March 27, 2012		Sheet	62 of 99




**ER-022**



**PR-011**



**ER-035**




**Main Board**


		<b>Title :</b> TUN_TV Tuner
ASUSTek COMPUTER INC. NBM		<b>Engineer:</b> shihhsien_yang
Size	Project Name	Rev
C	<b>UX31A2</b>	R12.0
Date: Tuesday, March 27, 2012		Sheet 64 of 99




CPU Bracket




UX31A WLAN NUT




PCH NUT




SSD NUT




Screw hole




Bottom Pad




EMI Shrapnel




ER-002



Main Board


		<b>Title : ESA_ESATA</b>	
ASUSTek COMPUTER INC. NEM		Engineer: <i>shihhsien_yang</i>	
Size C	Project Name <b>UX31A2</b>	Rev R2.0	
Date: Tuesday, March 27, 2012		Sheet 66 of 99	




		<b>Title :PCH_XDP, ONFI</b>	
ASUSTek COMPUTER INC. NEM		Engineer: <i>hhsien_yang</i>	
Size	Project Name	Rev	
C	UX31A2	R2.0	
Date: Tuesday, March 27, 2012		Sheet	67 of 99

ER-013




		Title : ****	
ASUSTek COMPUTER INC. NBS		Engineer: Susi_Hong	
Size	Project Name	Rev	
C	UX31A2	R2.0	
Date: Tuesday, March 27, 2012		Sheet 08 of 09	

### USB2.0 EMI-Protection & ESD-Protection



ER-030


### USB3.0 EMI-Protection



ER-013


### USB3.0 ESD-Protection

1st : 07G028076030  
 ESD PROTECTION AZ1045-04F  
 2nd : 07G028153010  
 ESD PROTECTION IP4284CZ10-TB




### USB30 CONN

USB30 CONN  
 UX21 CON 12013-00011600




### USB Charger




ER-013

### Charger\_pwr\_control & DC mode low voltage control




ER-032

### VBUS\_discharger




ER-019

### USB\_SW VBUS Control Circuit




Using TI IC, then the iphone4S can't charger in S4&S3 mode.

# Place close to EC






		<b>Title :</b> VGA_****	
ASUSTek COMPUTER INC. NEM		Engineer: <i>shihhsien_yang</i>	
Size	Project Name	Rev	
C	<b>UX31A2</b>	R2.0	
Date: <i>Tuesday, March 27, 2012</i>		Sheet <i>71</i> of <i>80</i>	




		<b>Title : VGA ****</b>	
ASUSTek COMPUTER INC. NEM		Engineer: <i>shihhsien_yang</i>	
Size C	Project Name <b>UX31A2</b>	Rev R2.0	
Date: Tuesday, March 27, 2012		Sheet 72 of 80	







		<b>Title :</b> VGA ****	
ASUSTek COMPUTER INC. NEM		Engineer: <i>shihhsien_yang</i>	
Size	Project Name	Rev	
C	<b>UX31A2</b>	R2.0	
Date: Tuesday, March 27, 2012		Sheet 73 of 80	




		<b>Title : VGA ****</b>	
ASUSTek COMPUTER INC. NEM		Engineer: <i>shihhsien_yang</i>	
Size	Project Name	Rev	
C	<b>UX31A2</b>	R2.0	
Date: <i>Tuesday, March 27, 2012</i>		Sheet <i>74</i> of <i>80</i>	




		<b>Title : VGA</b>	
ASUSTek COMPUTER INC. NEM		Engineer: <i>shihhsien_yang</i>	
Size C	Project Name <b>UX31A2</b>	Rev R2.0	
Date: Tuesday, March 27, 2012		Sheet 75 of 99	




		<b>Title : VGA_****</b>	
ASUSTek COMPUTER INC. NEM		Engineer: <i>shihhsien_yang</i>	
Size C	Project Name <b>UX31A2</b>	Rev R2.0	
Date: Tuesday, March 27, 2012		Sheet 76 of 80	




		<b>Title : VGA_****</b>	
ASUSTek COMPUTER INC. NEM		Engineer: <i>shihhsien_yang</i>	
Size	Project Name	Rev	
C	<b>UX31A2</b>	R2.0	
Date: <i>Tuesday, March 27, 2012</i>		Sheet <i>77</i> of <i>80</i>	




		<b>Title : VGA ****</b>	
ASUSTek COMPUTER INC. NEM		Engineer: <i>shihhsien_yang</i>	
Size	Project Name	Rev	
C	<b>UX31A2</b>	R2.0	
Date: Tuesday, March 27, 2012		Sheet 78 of 99	



		<b>Title : VGA_****</b>	
ASUSTek COMPUTER INC. NEM		Engineer: <i>shihhsien_yang</i>	
Size C	Project Name <b>UX31A2</b>	Rev R2.0	
Date: <i>Tuesday, March 27, 2012</i>		Sheet <i>74</i> of <i>80</i>	








請 check 整份線路 +12VSUS total 並聯對地電阻不得小於10KOhm

**Battery Mode**

	S0	S3	DS3	S5	S5 with AI charger
5VSUS_ON	1	1	1	0	1
3VSUS_ON	1	1	0	0	0
SUSC_EC#	1	1	0	0	0
SUSB_EC#	1	0	0	0	0
1.5V_ON	1	1	1	0	0


**Adaptor Mode**

	S0	S3	DS3	S5	S5 with AI charger
5VSUS_ON	1	1	1	1	1
3VSUS_ON	1	1	0	1	1
SUSC_EC#	1	1	0	0	0
SUSB_EC#	1	0	0	0	0
1.5V_ON	1	1	1	0	0



**ASUS** Title : +3VSUS/+5VSUS  
 ASUSTek COMPUTER INC. NB Engineer: shihhsien yang  
 Size | Project Name  
 Custom UX31A2 Rev R2.0  
 Date: Tuesday, March 27, 2012 Sheet 81 of 97

# +VTT\_CPU & +VTT\_PCH & +1.05VS POWER SUPPLY



<Variant Name>




<b>ASUS</b>		<b>Title : +1.05VS</b>	
ASUSTeK COMPUTER INC. NB		Engineer: shihhsien yang	
Size	Project Name	Rev	
Custom	UX31A2	R2.0	
Date: Tuesday, March 27, 2012		Sheet 82 of 99	

**S3 And S5 Truth Table**


State	S3	S5	VDDQ
S0	1	1	On
S3	0	1	On
S4/S5	0	0	On

State	VTTREF	VTT
S0	On	On
S3	On	Off ( Hi-Z )
S4/S5	Off ( Discharge )	Off ( Discharge )



# +1.8VS POWER SUPPLY





- PT8401 TPC28T
- +1.8VS 1 ○
- PT8402 TPC28T
- GND 1 ○
- PT8403 TPC28T
- GND 1 ○

<b>ASUS</b>		<b>Title : +1.8VS</b>	
ASUSTeK COMPUTER INC.		Engineer: <i>shihhsien yang</i>	
Size Custom	Project Name <b>UX31A2</b>	Date: Tuesday, March 27, 2012	Rev R2.0
		Sheet 84 of 99	




<Variant Name>


		<b>Title :</b> POWER_I/O_NVDD
ASUSTeK COMPUTER INC. NB1		<b>Engineer:</b> shihhsien_yang
Size Custom	Project Name <b>UX31A2</b>	Rev R2.0
Date: Tuesday, March 27, 2012		Sheet 85 of 99



<Variant Name>

		<b>Title :</b> POWER_VGFX_CORE
ASUSTek COMPUTER INC.		<b>Engineer:</b> shihhsien_yang
Size	Project Name	Rev
Custom	UX31A2	R2.0
Date: Tuesday, March 27, 2012		Sheet 88 of 99

# +0.8VS POWER SUPPLY



Chief River  
PR8712=300K  
PR8720=4.99K


VCCSA_SEL0	VCCSA_SEL1	+0.8VS(VCCSA)
L	L	0.9V
L	H	0.8V
H	L	0.775V(0.8V)
H	H	0.75V(0.8V)

Huron River  
PR8712=16K  
PR8720=13K


VCCSA_SEL0	VCCSA_SEL1	+0.8VS(VCCSA)
L	L	0.9V
L	H	0.85V
H	L	0.9V
H	H	0.85V

- PT8719 TPC28T
- +0.8VS 1
- PT8714 TPC28T
- GND 1
- PT8716 TPC28T
- GND 1
- PT8720 TPC28T
- GND 1
- PT8717 TPC28T
- +0.8VS 1
- PT8715 TPC28T
- GND 1
- PT8718 TPC28T
- +0.8VS 1

**ASUS** Title: +0.8VS  
 ASUSTeK COMPUTER INC. Engineer: shihhsien yang  
 Size: Custom Project Name: UX31A2 Rev: R2.0  
 Date: Tuesday, March 27, 2012 Sheet: 87 of 99



I limit : 4.1A




30 ADAPTOR\_SENSE

40W:	0V => 0 OHM
45W:	0.4V => 14k
50W:	0.8V => 31.6k
65W:	1.2V => 56k
75W:	1.6V => 93.1k
90W:	2.0V => 150k
120W:	2.4V => 270k
150W:	2.8V => 560k
180W:	3.3V => @

PR8816 & PR8828 Close to U3001(EC) 2011\_09\_05  
 please check page 30,  
 there is no resistors connect to GPI7 pin






		Title : PW ****	
ASUSTek COMPUTER INC. NB1		Engineer: shihhsien_yang	
Size C	Project Name <b>UX31A2</b>	Rev R2.0	
Date: Tuesday, March 27, 2012		Sheet 01 of 01	

請遠離熱源！



	PR9005	PR9010	PR9011	PQ9107
UX series 2S BAT	62k	@	@	@
Other series 3S/4S BAT	75k	150k	100k	UM6K1N

VGA\_Alert (GPIO9) pull low GPU 降 1/4 頻  
 dGPU\_PD pull low (GPIO12) GPU 降最低頻









SUSB#\_PWR POWER

SUSC#\_PWR POWER




PSL9101 請擺在 PQ9102 旁邊




<Variant Name>

**ASUS** Title : Load Switch  
 ASUSTeK COMPUTER INC. NB Engineer: shihhsien yang

Size	Project Name	Rev
Custom	UX31A2	R2.0
Date: Tuesday, March 27, 2012	Sheet 91 of 98	







**[U36SD] R1.1**

1. Change source of PQ9102 and PQ9104 from +5VSUS to +5VSYST p91
2. transform pin1,4,7,10 trace to +1.7v\_lan p34
3. WLAN clk\_req1 follow u36jc pull low p21
4. ALC269 pin9 trace to +3vsus for leakage current p36
5. EC PIN3 is NC p30
6. Add ESD protect part for HDMI p48
7. Add capacitance for EMI request on H\_CPUPWRGD p25
8. Change C3404 trace from GND\_LAN to GND p34
9. Follow U36JC CRT solution p46

## [M61JA] R1.0 => R1.1

1. Follow E.E RC delay  
+5v R9107 100K change to 68K  
+3v R9106 200K change to 121K  
+1.5v R8306 49.9K change to 68K  
+5VS R9104 200K change to 68K  
+3VS R9103 200K change to 121K  
+1.8VS R8401 33.2K change to 121K  
+1.5VS R9102 470K change to 390K  
+1.05VS R8252 39K change to 200K  
+0.75VS R8312 0 change to 2.49K C8310 0.1U change to 2.2U
- 2.VR\_VID0~2 pull high 1K VR\_VID6 pull low 1K.
- 3.U8401 RT8015A change to RT8015B
- 4.Reserve GVR\_VID0~VID6 pull high and low resistor R8627~R8633
- 5.Reserve R8517~R5720 pull high & pull low resistor for MCP\_CORE\_VID
- 6.page86 component option change to ARD (CFD no stuff)
- 7.R8004 option change to CFD & R8049 change to ARD(For IMON)
- 8.Change RN8801A RN8801B(layout request)
- 9.R8517 R8519 change to stuff
- 10.R8406 13K change to 12K
- 11.CE8005 no stuff , CE8007 stuff
- 12.C8403 C8406 size 0603 change to 0805
- 13.R8213 R8305 ohm change to 2.2 ohm
- 14.R8621~R8633 stuff 1K ohm
- 15.R8512 change form 200K to 33K ohm
- 16.VTT\_PCH component option change to CFD
- 17.Delete U8502 & GPU\_PWRON signal change to GPU\_PWRON\_1.8VSG\_&\_3.3VSG
- 18.L8601 1uH => 0.56uH , C8608 0.01uF/50 => 0.01uF/16V , R8621 43K => 36K , C8617 =>0.1uF/16V 1uF/10V ,  
C8607 68pF/50V => 33pF/50V , R8625 10K => 18.7K , R8613 3.6K => 4.02K
- 19.R8057 change form 10K to 2.05K
- 20.Add Q8007 & Q8008 form thermal issue

		<b>Title :</b> System History
ASUSTeK COMPUTER INC. NB		<b>Engineer:</b>
Size Custom	Project Name <b>UX31A2</b>	Rev
Date: Tuesday, March 27, 2012		Sheet 96 of 99



ER

001 Page 13 & 14 : add +0.75VS de-coupling capacitors for channel B by samsung simulation recommend , and add +1.5V de-coupling capacitors around U1404 by samsung simulation recommend

002 Page 65 : remove U6511-14, U6516

003 Page 31 : change J5101 to 12G18300403 and add PWR\_SW ~ PWR\_LED function on Keyboard

004 Page 46 : change J4601 to 12019-00020000

005 Page 48 : change J4801 to 12022-00013700

006 Page 70 : remove SW7001

007 Page 69 : change J6901 to 12013-00011600

008 Page 53 : change J5303 to 12003-00020700

009 Page 30 : swap EC GPE0 and GPH4 for EC request

010 Page 30 : +3VA\_ON pull low

011 Page 30 : add R3005 for without Light sensor system

012 Page 30 : unmount R3084, mount R3083 for S4/S5 EC power down

013 Page 21, 68, 69 : remove about FL1009 circuit

014 Page 06 : modify R0617, R0618 to 1K follow intel DG

015 Page 60 : change J6001 to 12014-00101000 for MP

016 Page 28 : change U2801 to 05006-00010300 (64M)

017 Page 56 : add R5640 for PWR\_LED current limit

018 Page 24, 25 : change (H\_SMB\_I2W#) AV10 to AV1 for following VC circuit.

019 Page 69 : add +5V\_USB2 discharge for AI-charger function fail on iPhone 4S

020 Page 56 : Change R5604 size from 0201 to 0402

021 Page 23 : Reserve 5pF cap. of RGB signals for EMI suggestion.

022 Page 45 : Reserved 8pF cap. to +3VS\_LCD & +3VSUS for RF suggestion.

Page 45 : Reserved 5pF cap. to G & D sides of Q4501 for RF suggestion.

Page 45 : Reserved 5pF cap. to G & D sides of Q4501 for RF suggestion.

Page 45 : Reserved 0.1uF cap. to AC\_BAT\_SYS\_INV\_CON for RF suggestion.

Page 45 : Changed R4503 to L4514 for RF suggestion.

Page 45 : Colay USB\_PP2 0 ohm & choke for RF suggestion.

Page 13 : Add cap. to +1.5V for RF suggestion.

Page 14 : Add cap. to +1.5V for RF suggestion.

Page 15 : Add cap. to +1.5V for RF suggestion.

Page 48 : Colay HDMI ohm & choke for RF suggestion.

Page 50 : Reserved cap. to SMI1\_CLK\_3 for RF suggestion.

Page 51 : Reserved cap. to +3VS for RF suggestion.

Page 53 : Reserved cap. to +3VAUX\_WLAN for RF suggestion.

Page 70 : Reserved cap. to pin 4 of Q7003 for RF suggestion.

Page 70 : Reserved cap. to pin 4 of Q7003 for RF suggestion.

Page 63 : Reserved cap. to +3V for RF suggestion.

Page 63 : Reserved cap. to net of for RF suggestion.

023 Page 20 : Reserved R2009 for RMC battery change type.

024 Page 26 : Deleting R2606 for DDR3L power change path.

Page 53 : Deleting R5302 for DDR3L power change path.

025 Page 28 : Add cap. to pin 5-8 of SPT\_ROM for RF suggestion.

026 Page 20 & 51 : Add SMTA\_TX1 net to SSD for SSD support RAID

027 Page 56 : Change R5609 and reserve C5624 for DC jack change size.

028 Page 26 : Change resistor value of R2630 to 511K ohm and change size from 0201 to 0402 for reducing power consumption.

Page 70 : Change resistor value of R7004 ~ R7005 to 200K ohm for reducing power consumption.

Page 56 : Change resistor value of R5602 to 2K ohm for reducing power consumption.

029 Page 25 : Change R2529 ~ R2530 ~ R2531 for following sedding schematic design.

030 Page 46 : Change C4602 ~ C4604 ~ C4606 cap. value to 10pF and L4601 ~ L4602 ~ L4603 for EMI suggestion & EA measure pass.

Page 24 : Change R2428 resistor value to 39 ohm for EA measure pass.

Page 69 : Delete RN6916 and add L6901 for EMI suggestion.

031 Page 24 & 45 & 63 : Change USB port2 & port3 to port 8 & port 9 for BIOS suggestion.

032 Page 69 : Add R6905 & C6901 for USB problem.

033 Page 27 : Change power plane of VCD5W\_3 for supporting hybrid sleep mode.

034 Page 51 : Add JP5101 for measurement.

035 Page 63 : Add 0.1uF cap. to +3VS & +5V for RF suggestion.

036 Page 45 : Reserve 0.1uF cap. to BUF\_PL1\_RST# & TPanel\_INT#\_C for EMI suggestion.

Page 31 : Reserve 0.1uF cap. to TP\_DAT & TP\_CLK for EMI suggestion.

Page 45 : Add L4518 to +3VS\_LCD for EMI suggestion.

037 Page 14 & 15 : Change C1416 & C1501 cap. value from 8pF to 0.1uF for RF suggestion.

PWR modify

Page 88 : Updating CHG\_IC to BQ24725A

Page 88 : Add shut down sche.

Page 90 : Add HW\_throttle sche.

Page 90 : Add PR8107 for WLAN noise.

Page 83 : Delete PCE8301 for WLAN noise.

Page 83 : Change PL8300 to 2.2uH for WLAN noise.

Page 83 : Add PC8326 ~ PC8327 for RF suggestion.

Page 83 : Add PR821 to 330k

Page 83 : Change PR8314 to 9.53k

Page 60 & 90 : Change BOM

Page 81 & 90 : Change BOM & sche. for power design ip sche change.

Page 81 & 90 : Change BOM PCE8101 to 220uF, and FR9005 to 49.9k ohm

ER

001 Page 03 : Change U0303 to 06G004753010 for CR sche.

002 Page 44 : Change JDBUG1 to 12G18340120R

003 Page 56 : Add a new lid sw for touchpanel using. (Panel PCB length change)

004 Page 30 : Reserved 0.1uF to light\_sensor.

005 Page 31 : Change 6 pin to 8 pin for TP changing.

006 Page 21 : Change SMBus and INT for TP using.

007 Page 45 : Change Touch Panel pin define.

008 Page 56 : Change control method of charger led.

009 Page 31 : Add C3114 for RF suggestion.

010 Page 31 : Add and reserve the old 6 pins con and delete +5VS\_TP.

011 Page 63 : Add 8pF cap. to +5VS for RF suggestion.

012 Page 53 : Add R5306 and Pull high to +3VSUS for intel smart card function using.

013 Page 44 : Change pin define for footprint vs datasheet aren't the same.

014 Page 45 : Add C4570 ~ C4501 ~ C4504 Cap. for RF suggestion.

PWR modify

Page 81 : Add PC8131, PC8132

Page 83 : Add PC8317 / P8316 / PR8305 / PC8305

Page 83 : Change PR8314->12k

Page 88 : Update Adaptor voltage table


Page 84 : Change PL8400 BOM

Page 87 : Change PL8700 BOM

Page 83 : PR8304 & PR8305 pull high to +3VA\_EC


Page 88 : PR8810 & PR8817 change 10ohm/0603 to 0ohm/0603.

Page 88 : PR8838 change 95.3kohm/0402 to 100kohm/0402.



Power On Sequence  
1 → 30

# M52J Power-On Sequence Timing Diagram Rev.0.31



UX31A R2.0 SKU table

BOH	CPU	Memory	TPM	SSD	PANEL
Option	/CPU	/MEM	/TPM		
60-NIOMB160*-B0*	I7-3517U	Elpida 4G DDR3LRS-1600	/TPM	A-DATA/XM11-256GB-V2	CMO/N133HSE-EA1
60-NIOMB160*-A0*	I7-3517U	Elpida 4G DDR3LRS-1600	N/A		
60-NIOMB1A0*-B0*	I5-3317U	Elpida 4G DDR3LRS-1600	/TPM		
60-NIOMB180*-B0*	I5-3317U	Elpida 4G DDR3LRS-1600	N/A	A-DATA/XM11-128GB-V2	CMO/N133HSE-EA1
60-NIOMB180*-A0*	I7-3667U	Micron 4G DDR3LRS-1600	/TPM		
60-NIOMB1D0*-A0*	I7-3517U	Elpida 4G DDR3-1600	N/A	SANDBISK/SDSA5K-128G	CPT/CLAA133UA03 CW

1. CPU:

INT I7-3667U 2G/4M : 01001-00173400 (MP)  
 INT I7-3517U 1.9G/4M : 01001-00172300 (MP)  
 INT I5-3317U 1.7G/3M : 01001-00172400 (MP)

2. PCH:

INT PANTHERPOINT HM76 : 02001-00051100 (MP)

3. MEM: Differential memory DIMM & Vendor have the differential DIMM\_SEL[2:0] defined on board memory.

Elpida 4G DDR3LRS 1600 256M\*16 : 03006-00051300  
 Elpida 4G DDR3 1600 256M\*16 : 03006-00050800  
 Micron 4G DDR3LRS 1600 256M\*16 : 03006-00051100

DDR3L_1600	Micron			ELPIDA
DIMM_SEL0	L			R
DIMM_SEL1	L			R
DIMM_SEL2	R			R

DDR3_1600		HYUNDA	ELPIDA
DIMM_SEL0		R	L
DIMM_SEL1		L	R
DIMM_SEL2		R	R